US8853000B2 - Package on package structrue and method for manufacturing same - Google Patents

Package on package structrue and method for manufacturing same Download PDF

Info

Publication number
US8853000B2
US8853000B2 US13/777,043 US201313777043A US8853000B2 US 8853000 B2 US8853000 B2 US 8853000B2 US 201313777043 A US201313777043 A US 201313777043A US 8853000 B2 US8853000 B2 US 8853000B2
Authority
US
United States
Prior art keywords
package
electrically conductive
adhesive
solder pads
connection substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/777,043
Other versions
US20140061903A1 (en
Inventor
Chien-Chih Chen
Hong-Xia Shi
Shih-Ping Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Leading Interconnect Semiconductor Technology Qinhuangdao Co Ltd
Zhen Ding Technology Co Ltd
Original Assignee
Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Zhen Ding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hongqisheng Precision Electronics Qinhuangdao Co Ltd, Zhen Ding Technology Co Ltd filed Critical Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Assigned to Zhen Ding Technology Co., Ltd., HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd. reassignment Zhen Ding Technology Co., Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, CHIEN-CHIH, HSU, SHIH-PING, SHI, Hong-xia
Publication of US20140061903A1 publication Critical patent/US20140061903A1/en
Priority to US14/477,888 priority Critical patent/US9000573B2/en
Application granted granted Critical
Publication of US8853000B2 publication Critical patent/US8853000B2/en
Assigned to Zhen Ding Technology Co., Ltd., QI DING TECHNOLOGY QINHUANGDAO CO., LTD. reassignment Zhen Ding Technology Co., Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd., Zhen Ding Technology Co., Ltd.
Assigned to Zhen Ding Technology Co., Ltd., Leading Interconnect Semiconductor Technology Qinhuangdao Co., Ltd. reassignment Zhen Ding Technology Co., Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QI DING TECHNOLOGY QINHUANGDAO CO., LTD., Zhen Ding Technology Co., Ltd.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present disclosure generally relates to semiconductor package technology, and particularly to a package on package structure and a method for manufacturing the package on package structure.
  • a package on package structure is one of the well-known package structures.
  • a typical package on package structure includes an upper package device, a lower package device, and an epoxy molding compound layer sandwiched between the upper package and the lower package device.
  • the epoxy molding compound layer includes a number of receiving holes and a number of electrically conductive posts. Each electrically conductive post is received in a receiving hole for electrically connecting the upper package device and the lower package device. Each electrically conductive post is formed in the receiving hole by filling and solidifying electrically conductive paste.
  • the epoxy molding compound layer has a larger thickness, the depth of each receiving hole is deeper. Due to the deeper receiving hole, fully filling the electrically conductive paste in the receiving hole is difficult to achieve, and it is very easy to generate bubbles in the electrically conductive paste. Accordingly, electrical connection performance between the upper package device and the lower package device is poor, and production efficiency of the package on package structure is very low.
  • FIG. 1 is a schematic, cross-sectional view of a substrate main body according to a first embodiment.
  • FIG. 2 is similar to FIG. 1 , but showing a plurality of first receiving holes and a second receiving hole defined in the substrate main body.
  • FIG. 3 is similar to FIG. 2 , but showing an electrically conductive post formed in a first receiving hole.
  • FIG. 4 is a schematic, cross-sectional view of a first package device according to the first embodiment.
  • FIG. 5 is similar to FIG. 3 , but showing the first package device of FIG. 4 attached on one side of the connection substrate.
  • FIG. 6 is similar to FIG. 5 , but showing an epoxy molding compound layer attached on the other side of the connection substrate.
  • FIG. 7 is similar to FIG. 6 , but showing the epoxy molding compound layer after grinding to obtain a semi-finished package on package structure.
  • FIG. 8 is similar to FIG. 7 , but showing a second package device attached on the semi-finished package on package structure to obtain a package on package structure.
  • FIG. 9 is similar to FIG. 6 , but showing a plurality of blind holes defined in the epoxy molding compound layer according to a second embodiment.
  • FIG. 10 is similar to FIG. 9 , but showing an electrically conductive block formed in a blind hole to obtain a semi-finished package on package structure.
  • FIG. 11 is similar to FIG. 10 , but showing a second package device attached on the semi-finished package on package to obtain a package on package structure.
  • a method of manufacturing a package on package structure according to a first embodiment includes the steps as follows.
  • FIGS. 1 , 2 and 3 show step 1 , in which a connection substrate 10 is provided.
  • the connection substrate 10 includes a substrate main body 11 and a plurality of electrically conductive post 13 arranged in the substrate main body 11 .
  • the substrate main body 11 has a first surface 11 a and an opposite second surface 11 b .
  • a plurality of first receiving holes 111 and a second receiving hole 113 are defined in the substrate main body 11 .
  • the second receiving hole 113 and each of the first receiving holes 111 passes through the first surface 11 a and the second surface 11 b , and the first receiving holes 111 surround the second receiving hole 113 .
  • the first receiving holes 111 correspond to the electrically conductive posts 13 , such that each electrically conductive post 13 is received in the corresponding first receiving hole 111 , and opposite ends of the electrically conductive post 13 protrude out of the substrate main body 11 . That is, an end surface of each electrically conductive post 13 nearest the first surface 11 a protrudes out of the first surface 11 a , and an end surface of each electrically conductive post 13 nearest the second surface 11 b protrudes out of the second surface 11 b . In the present embodiment, a distance between the end surface of each electrically conductive post 13 nearest the first surface 11 a and the first surface 11 a is smaller than a distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b .
  • the distance between the end surface of each electrically conductive post 13 and the first surface 11 a is in a range from one-eighth to one-sixth of the distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b .
  • the distance between the end surface of each electrically conductive post 13 and the first surface 11 a is one-seventh of the distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b .
  • the second receiving hole 113 receives a semiconductor chip 22 described as below.
  • connection substrate 10 may be manufactured by the following steps.
  • the second receiving hole 113 and the first receiving holes 111 are defined in the substrate main body 11 by a laser beam or a blanking die.
  • FIG. 4 shows that in step 2 , a first package device 20 is provided.
  • the first package device 20 includes a circuit substrate 21 and a semiconductor chip 22 packaged on the circuit substrate 21 .
  • the circuit substrate 21 may be a single-sided circuit board, a double-sided circuit board, or a multi-layered circuit board.
  • the circuit substrate 21 includes a circuit base 211 , a first electrically conductive pattern 212 , a second electrically conductive pattern 213 , a first solder mask 214 , and a second solder mask 215 .
  • the circuit substrate 21 is a four-layer circuit board, and there are two electrically conductive pattern layers in the circuit substrate 21 .
  • the circuit base 211 includes a first insulation layer 2111 , a first electrically conductive pattern layer 2112 , a second insulation layer 2113 , a second electrically conductive pattern layer 2114 , and a third insulation layer 2115 .
  • the first electrically conductive pattern layer 2112 and the second electrically conductive pattern layer 2114 are formed on the opposite surfaces of the second insulation layer 2113 , respectively.
  • the first electrically conductive pattern layer 2112 is electrically connected to the second electrically conductive pattern layer 2114 by at least one buried hole 217 .
  • the first insulation layer 2111 covers the first electrically conductive pattern layer 2112 .
  • a surface of the first insulation layer 2111 furthest from the second insulation layer 2113 is considered as the upper surface 211 a of the circuit base 211 .
  • the third insulation layer 2115 covers the second electrically conductive pattern layer 2114 .
  • a surface of the third insulation layer 2115 furthest from the second electrically conductive pattern layer 2114 is considered as the lower surface 211 b
  • the first electrically conductive pattern 212 is formed on the upper surface 211 a of the circuit substrate 211 , and is electrically connected to the first electrically conductive pattern layer 2112 by at least one blind hole 218 .
  • the first electrically conductive pattern 212 includes a plurality of first solder pads 2121 , a plurality of second solder pads 2123 , and a plurality of electrically conductive traces (not shown).
  • Each of second solder pads 2123 is attached between the first solder pads 2121 . That is, the first solder pads 2121 surround the second solder pads 2123 .
  • the first solder pads 2121 spatially correspond to the electrically conductive posts 13 , such that the electrically conductive posts 13 electrically connect the circuit substrate 21 with a second package device 50 described below.
  • the second solder pads 2123 are electrically connected to the semiconductor chip 22 .
  • the semiconductor chip 22 is packaged on the circuit substrate 21 using a wire bonding process, a surface mounted process, or a flip chip process.
  • the semiconductor chip 22 is packaged on the circuit substrate 21 using a flip chip process, and the semiconductor chip 22 is electrically connected to the second solder pads 2123 by a plurality of solder bumps 221 .
  • the first solder mask 214 covers at least part of the electrically conductive traces of the first electrically conductive pattern 212 and the upper surface 211 a which are exposed from the first electrically conductive pattern 212 , and exposes the first solder pads 2121 and the second solder pads 2123 .
  • the second electrically conductive pattern 213 is formed on the lower surface 211 b of the circuit substrate 211 , and is electrically connected to the second electrically conductive pattern layer 2114 by at least one blind hole 219 .
  • the second electrically conductive pattern 213 includes a plurality of third solder pads 2131 .
  • the second solder mask 215 exposes the third solder pads 2131 .
  • a plurality of solder balls 37 are formed on the exposed solder pads 2131 .
  • the solder balls 37 on the exposed solder pads 2131 are configured for electrically connecting the circuit substrate 21 to another circuit board or other electronic elements.
  • the semiconductor chip 22 may be a memory chip, a logic chip, or a digital chip.
  • the semiconductor chip 22 is a logic chip.
  • the semiconductor chip 22 adheres to the surface of the first solder mask 214 using an insulation adhesive layer 28 , and is electrically connected to the second solder pads 2123 using a wire bonding process, a surface mounted process, or a flip chip process.
  • the semiconductor chip 22 is packaged on the circuit substrate 21 using a flip chip process.
  • the semiconductor chip 22 is electrically connected to the second solder pads 2123 by solder bumps 221 .
  • the first package device 20 may have another structure, for example, the first package device 20 may further include a newly added semiconductor chip packaged on the semiconductor chip 22 , and in such case, the first electrically conductive pattern 212 will further include a plurality of solder pads for electrically connecting the newly added semiconductor chip to the circuit substrate 21 .
  • the circuit substrate 21 may be a multi-layered circuit board, and the semiconductor chip 22 may be embedded in the circuit substrate 21 , and in such case, the second solder pads 2123 and the second receiving hole 113 may be omitted.
  • FIGS. 5 , 6 and 7 show step 3 , where the first package device 20 is attached on the first surface 11 a of the connection substrate 10 , and a package adhesive 30 is attached on the second surface 11 b of the connection substrate 10 , thereby obtaining a semi-finished package on package structure 40 .
  • the semiconductor chip 22 is received in the second receiving hole 113 ;
  • the first solder pads 2121 spatially corresponds to the electrically conductive posts 13 , the first solder pads 2121 are aligned with the corresponding electrically conductive posts 13 , and the end of each electrically conductive post 13 which is nearest the circuit substrate 21 is in contact with and electrically connected to the corresponding first solder pad 2121 ;
  • the package adhesive 30 covers the second surface 11 b of the connection substrate 10 and the semiconductor chip 22 , and one end surface of each electrically conductive post 13 furthest from the first package device 20 is exposed from at a surface of the package adhesive 30 furthest from the connection substrate 10 .
  • the end surface of each electrically conductive post 13 which is furthest from the first package device 20 is coplanar with the surface of the package adhesive 30 furthest from the connection substrate 10 .
  • the semi-finished package on package structure 40 may be manufactured as follows.
  • the first package device 20 adheres to the first surface 11 a of the connection substrate 10 , such that the first solder pads 2121 spatially correspond to the electrically conductive posts 13 , and each first solder pad 2121 is in contact with and electrically connected to the corresponding electrically conductive post 13 , the semiconductor chip 22 is received in the second receiving hole 113 .
  • the semiconductor chip 22 may be packaged on the circuit substrate 21 after the circuit substrate 21 has been adhesively attached to the connection substrate 10 .
  • the package method for packaging the semiconductor chip 22 on the circuit substrate 21 includes the following steps: first, adhesively attaching the circuit substrate 21 of the first package device 20 to the first surface 11 a of the connection substrate 10 , such that the first solder pads 2121 are aligned with the respective electrically conductive posts 13 , each first solder pad 2121 is in contact with and electrically connected to the corresponding electrically conductive post 13 , and the second solder pads 2123 are exposed from the second receiving hole 13 ; then, packaging the semiconductor chip 22 on the exposed second solder pads 2122 using a wire bonding process, a surface mounted process, or a flip chip process.
  • an epoxy molding compound layer 30 a is formed on the side of the second surface 11 b of the connection substrate 10 using a molding process.
  • the epoxy molding compound layer 30 a covers the second surface 11 b , the electrically conductive posts 13 , and the semiconductor chip 22 .
  • the epoxy molding compound layer 30 a is made of epoxy compound.
  • the epoxy molding compound layer 30 a is ground using a grinding process, such that the distal end of each electrically conductive post 13 is exposed at the ground epoxy molding compound layer 30 a , and is coplanar with a surface of the grinded epoxy molding compound layer 30 a , thereby forming the semi-finished package on package structure 40 having the package adhesive 30 , wherein the epoxy molding compound layer 30 a which has been ground is considered as the package adhesive 30 .
  • an area of a cross-section of the package adhesive 30 taken in a plane parallel with the first surface 11 a of the connection substrate 10 is equal to the area of the first surface 11 a of the connection substrate 10 .
  • FIG. 8 shows in step 4 , a second package device 50 is attached on a side of the package adhesive 30 furthest from the first package device 50 , thereby obtaining a package on package structure 100 .
  • the second package device 50 includes a semiconductor chip (not shown).
  • the second package device 50 includes a plurality of solder balls 51 .
  • the solder balls 51 spatially correspond to the electrically conductive posts 13 , the solder balls 51 are aligned with the respective electrically conductive posts, and each solder ball 51 is soldered to the end surface of the corresponding electrically conductive post 13 exposed at the package adhesive 30 .
  • a method for arranging the second package device 50 on the side of the package adhesive 30 furthest from the first package device 50 includes the steps as follows.
  • the second package device 50 is positioned at the side of the package adhesive 30 furthest from the first package device 50 , such that the solder balls 51 spatially correspond to the electrically conductive posts 13 , and each solder ball 51 is in contact with the end surface of an electrically conductive post 13 exposed from the package adhesive 30 , thereby forming a stacked structure. Then, the solder balls 51 f of the stacked structure are reflowed to melt, and then solidified, thereby soldering the ends of electrically conductive posts 13 which are close to the second package device 50 to the second package device 50 by the solder balls 51 . Accordingly, the package on package structure 100 is obtained.
  • the package on package structure 100 includes the connection substrate 10 , the first package device 20 attached on the side of the first surface 11 a of the connection substrate 10 , the package adhesive 30 attached on the side of the second surface 11 b of the connection substrate 10 , and the second package device 50 attached the side of the package adhesive 30 furthest from the connection substrate 10 .
  • the connection substrate 10 includes a plurality of electrically conductive posts 13 .
  • the first package device 20 includes the circuit substrate 21 and the semiconductor chip 22 packaged on the circuit substrate 21 .
  • the circuit substrate 21 includes the first solder pads 2121 and the second solder pads 2123 .
  • the first solder pads 2121 and the second solder pads 2123 are exposed at the same side of the circuit substrate 21 , and the first solder pads 2121 surround the second solder pads 2123 .
  • the first solder pads 2121 spatially correspond to the electrically conductive posts 13 .
  • Each first solder pad 2121 is in contact with and electrically connected to the end of an electrically conductive post 13 .
  • the second solder pads 2123 are electrically connected to the semiconductor chip 22 .
  • the semiconductor chip 22 is received in the second receiving hole 113 .
  • the package adhesive 30 covers the second surface 11 b of the connection substrate 10 and the semiconductor chip 22 .
  • the end surface of each electrically conductive post 13 furthest from the first package device 20 is exposed from the surface of the package adhesive 30 furthest from the connection substrate 10 .
  • the end surface of each electrically conductive post 13 furthest from the first package device 20 is coplanar with the surface of the package adhesive 30 furthest from the connection substrate 10 .
  • the second package device 50 is packaged on end surfaces of the electrically conductive posts 13 furthest from the first package device 20 .
  • the first package device 20 is electrically connected to the second package device 50 by the electrically conductive posts 13 in the connection substrate 10 ; the electrically conductive posts 13 are inserted into the package adhesive 30 , and exposed from the package adhesive 30 covering the connection substrate 10 . Therefore, there is no need to fill a liquid or molten conductive material into the receiving holes and solidify the conductive material to form a plurality of electrically connection bodies for electrically connecting the first package device 20 to the second package device 50 . Accordingly, the probability of generating bubbles in the connection bodies is lowered, and the rate of finished product of the package on package structure 100 is improved. In addition, the method for manufacturing the package on package structure 100 is very simple, and the cost of the method is much lower.
  • a method for manufacturing a package on package structure according to a second embodiment includes the steps as follows.
  • FIGS. 4 , 5 and 6 show step 2 , the first package device 20 of the first embodiment is attached on a side of the first surface 11 a of the connection substrate 10 , and a package adhesive layer 30 a is attached on a side of the second surface 11 b of the connection substrate 10 .
  • the package adhesive layer 30 a is considered as the adhesive main body 31 b in the second embodiment.
  • the adhesive main body 31 b covers the second surface 11 b of the connection substrate 10 , the electrically conductive posts 13 and the semiconductor chip 22 .
  • a plurality of blind holes 301 b is defined in the package adhesive layer 30 a (i.e. the adhesive main body 31 b ).
  • the blind holes 301 b spatially correspond to the electrically conductive posts 13 , such that the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is exposed from the corresponding blind hole 301 b .
  • a shape of a cross-section of the blind hole 301 b taken in a plane perpendicular to the surface of the adhesive main body 31 b furthest from the circuit substrate 21 is trapezoidal. That is, the blind hold 301 b may be a truncated cone-shaped blind hole.
  • the upper line of the trapezoid shape is furthest from the circuit substrate 21 , and the lower line of the trapezoid is nearest the circuit substrate 21 .
  • the length of the upper line is greater than the length of the lower line.
  • Each electrically conductive post 13 is a cylindrical body. Each electrically conductive post 13 is coaxial with the corresponding blind hole 301 b , and the length of the lower line is equal to the diameter of the electrically conductive post 13 .
  • the length of the lower line may be larger than the diameter of the electrically conductive post 13 , such that there is an better electrical connection between an electrically conductive block 33 b (described below) received in the blind hole 301 b and an electrically conductive post 13 .
  • the shape of a cross-sectional area of the blind hole 301 b on a surface perpendicular to the surface of the package adhesive 30 b furthest from the circuit substrate 21 may be rectangular. That is, the blind hole 301 b may cylindrical, triangular, or quadrangular etc.
  • FIG. 10 shows step 4 , where an electrically conductive block 33 b is formed in each blind hole 301 b by infilling electrically conductive paste into each blind hole 301 b and solidifying the electrically conductive paste, thereby obtaining a semi-finished package on package structure 40 b .
  • the electrically conductive blocks 33 b and the adhesive main body 31 b cooperatively form a package adhesive 30 b of the second embodiment.
  • Each electrically conductive block 33 b is in contact with and electrically connected to the end surface of an electrically conductive post 13 furthest from the circuit substrate 21 , and each electrically conductive block 33 b is exposed from the surface of the adhesive main body 31 b furthest from the circuit substrate 21 .
  • the end surface of each electrically conductive block 33 b furthest from the electrically conductive post 13 is coplanar with the surface of the adhesive main body 31 b furthest from the circuit substrate 21 .
  • FIG. 11 shows step 5 , where the second package device 50 of the first embodiment is attached on the side of the package adhesive 30 b which is furthest from the first package device, thereby obtaining a package on package structure 100 b .
  • the solder balls 51 of the second package device 50 spatially correspond to the electrically conductive blocks 33 b , and each solder ball 51 is soldered to an end surface of an electrically conductive block 33 b which is exposed from the adhesive main body 31 b .
  • a method for arranging the second package device 50 on the side of the package adhesive 30 b furthest from the first package device 50 includes the steps as follows.
  • the second package device 50 is positioned at the side of the package adhesive 30 b furthest from the first package device 50 , such that the solder balls 51 spatially correspond to the electrically conductive blocks 33 b , and each solder ball 51 is in contact with the end surface of an electrically conductive block 33 b exposed from the adhesive main body 31 b , thereby forming a stacked structure. Then, the solder balls 51 of the stacked structure is reflowed to melt, and is solidified, thereby soldering the ends of electrically conductive blocks 33 b closest to the second package device 50 to the second package device 50 , by the solder balls 51 . Accordingly, the package on package structure 100 b is obtained.
  • the package on package structure 100 b includes the connection substrate 10 , the first package device 20 attached on the side of the first surface 11 a of the connection substrate 10 , the package adhesive 30 b attached on the side of the second surface 11 b of the connection substrate 10 , and the second package device 50 attached the side of the package adhesive 30 b furthest from the connection substrate 10 .
  • the connection substrate 10 includes a plurality of electrically conductive posts 13 .
  • the first package device 20 includes the circuit substrate 21 and the semiconductor chip 22 packaged on the circuit substrate 21 .
  • the circuit substrate 21 includes the first solder pads 2121 and the second solder pads 2123 .
  • the first solder pads 2121 and the second solder pads 2123 are exposed at the same side of the circuit substrate 21 , and the first solder pads 2121 surround the second solder pads 2123 .
  • the first solder pads 2121 spatially correspond to the electrically conductive posts 13 .
  • Each first solder pad 2121 is in contact with and electrically connected to the end of an electrically conductive post 13 .
  • the second solder pads 2123 are electrically connected to the semiconductor chip 22 .
  • the semiconductor chip 22 is received in the second receiving hole 113 .
  • the package adhesive 30 b covers the second surface 11 b of the connection substrate 10 , the electrically connection posts 13 , and the semiconductor chip 22 .
  • the package adhesive 30 b includes the adhesive main body 31 b and the electrically conductive blocks 33 b in the adhesive main body 31 b .
  • the blind holes 301 b are defined in the adhesive main body 31 b , and spatially correspond to the electrically conductive blocks 33 b , such that one electrically conductive block 33 b is received in a blind hole 301 b .
  • the blind holes 301 b spatially correspond to the electrically conductive posts 13 , such that the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is exposed from a blind hole 301 , and the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is in contact with and electrically connected to an electrically conductive block 33 b .
  • each electrically conductive block 33 b furthest from the first package device 20 is exposed from the surface of the adhesive main body 31 b furthest from the connection substrate 10 .
  • the end surface of each electrically conductive block 33 b furthest from the first package device 20 is coplanar with the surface of the adhesive main body 31 b furthest from the connection substrate 10 .
  • the second package device 50 is packaged on the end surfaces of the electrically conductive blocks 13 furthest from the first package device 20 .
  • the first package device 20 is electrically connected to the second package device 50 by the electrically conductive posts 13 in the connection substrate 10 and the electrically conductive blocks 33 b in the package adhesive 30 b .
  • the electrically conductive posts 13 are inserted into the package adhesive 30 b , thereby reducing the thickness of each electrically conductive block 33 b . Therefore, there is no need to fill a liquid or molten conductive material into the receiving holes in the package adhesive 30 b to form a plurality of electrically connection blocks having greater thickness than the electrically conductive block 33 b .
  • the probability of generating bubbles in the electrically conductive block is lowered in the package adhesive 30 b , and the rate of finished product of the package on package structure 100 b is higher.
  • the method for manufacturing the package on package structure 100 b is very simple, and the cost of the method is much lower.

Abstract

A method for manufacturing a package on package structure includes the steps of: providing a connection substrate comprising a main body and electrically conductive posts, the main body comprising a first surface and an opposite second surface, each electrically conductive post passing through the first and second surfaces, and each end of the two ends of the electrically conductive post protruding from the main body; arranging a first package device on a side of the first surface of the connection substrate, arranging a package adhesive on a side of the second surface of the connection substrate, thereby obtaining a semi-finished package on package structure; and arranging a second package device on a side of the package adhesive furthest from the first package device, thereby obtaining a package on package structure.

Description

BACKGROUND
1. Technical Field
The present disclosure generally relates to semiconductor package technology, and particularly to a package on package structure and a method for manufacturing the package on package structure.
2. Description of Related Art
Among the existing package structures for semiconductors, a package on package structure is one of the well-known package structures.
A typical package on package structure includes an upper package device, a lower package device, and an epoxy molding compound layer sandwiched between the upper package and the lower package device. The epoxy molding compound layer includes a number of receiving holes and a number of electrically conductive posts. Each electrically conductive post is received in a receiving hole for electrically connecting the upper package device and the lower package device. Each electrically conductive post is formed in the receiving hole by filling and solidifying electrically conductive paste. However, because the epoxy molding compound layer has a larger thickness, the depth of each receiving hole is deeper. Due to the deeper receiving hole, fully filling the electrically conductive paste in the receiving hole is difficult to achieve, and it is very easy to generate bubbles in the electrically conductive paste. Accordingly, electrical connection performance between the upper package device and the lower package device is poor, and production efficiency of the package on package structure is very low.
What is needed, therefore, is a package on package structure and a method for manufacturing the package on package structure to overcome the above-described problems.
BRIEF DESCRIPTION OF THE DRAWINGS
Many aspects of the present embodiments can be better understood with reference to the following drawings. The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present embodiments. Moreover, in the drawings, all the views are schematic, and like reference numerals designate corresponding parts throughout the several views.
FIG. 1 is a schematic, cross-sectional view of a substrate main body according to a first embodiment.
FIG. 2 is similar to FIG. 1, but showing a plurality of first receiving holes and a second receiving hole defined in the substrate main body.
FIG. 3 is similar to FIG. 2, but showing an electrically conductive post formed in a first receiving hole.
FIG. 4 is a schematic, cross-sectional view of a first package device according to the first embodiment.
FIG. 5 is similar to FIG. 3, but showing the first package device of FIG. 4 attached on one side of the connection substrate.
FIG. 6 is similar to FIG. 5, but showing an epoxy molding compound layer attached on the other side of the connection substrate.
FIG. 7 is similar to FIG. 6, but showing the epoxy molding compound layer after grinding to obtain a semi-finished package on package structure.
FIG. 8 is similar to FIG. 7, but showing a second package device attached on the semi-finished package on package structure to obtain a package on package structure.
FIG. 9 is similar to FIG. 6, but showing a plurality of blind holes defined in the epoxy molding compound layer according to a second embodiment.
FIG. 10 is similar to FIG. 9, but showing an electrically conductive block formed in a blind hole to obtain a semi-finished package on package structure.
FIG. 11 is similar to FIG. 10, but showing a second package device attached on the semi-finished package on package to obtain a package on package structure.
 DETAILED DESCRIPTION
A package on package structure and a method for manufacturing a package on package structure according to embodiments will be described with reference to the drawings.
A method of manufacturing a package on package structure according to a first embodiment includes the steps as follows.
FIGS. 1, 2 and 3 show step 1, in which a connection substrate 10 is provided. The connection substrate 10 includes a substrate main body 11 and a plurality of electrically conductive post 13 arranged in the substrate main body 11. The substrate main body 11 has a first surface 11 a and an opposite second surface 11 b. A plurality of first receiving holes 111 and a second receiving hole 113 are defined in the substrate main body 11. The second receiving hole 113 and each of the first receiving holes 111 passes through the first surface 11 a and the second surface 11 b, and the first receiving holes 111 surround the second receiving hole 113. The first receiving holes 111 correspond to the electrically conductive posts 13, such that each electrically conductive post 13 is received in the corresponding first receiving hole 111, and opposite ends of the electrically conductive post 13 protrude out of the substrate main body 11. That is, an end surface of each electrically conductive post 13 nearest the first surface 11 a protrudes out of the first surface 11 a, and an end surface of each electrically conductive post 13 nearest the second surface 11 b protrudes out of the second surface 11 b. In the present embodiment, a distance between the end surface of each electrically conductive post 13 nearest the first surface 11 a and the first surface 11 a is smaller than a distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b. Preferably, the distance between the end surface of each electrically conductive post 13 and the first surface 11 a is in a range from one-eighth to one-sixth of the distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b. In the present embodiment, the distance between the end surface of each electrically conductive post 13 and the first surface 11 a is one-seventh of the distance between the other end surface of the same electrically conductive post 13 and the second surface 11 b. The second receiving hole 113 receives a semiconductor chip 22 described as below.
In the present embodiment, the connection substrate 10 may be manufactured by the following steps.
First, the substrate main body 11 shown in FIG. 1 is provided. The substrate main body 11 includes the first surface 11 a and the second surface 11 b. The substrate main body 11 may be made of polyimide, polyethylene terephtalate, polytetrafluorethylene, polyaminde, polymethylmethacrylate, polycarbonate, polyamide polyethylene-terephthalate copolymer, glass fiber/resin compound, or other materials. In the present embodiment, the substrate main body 11 is made of polyimide.
Second, as FIG. 2 shows, the second receiving hole 113 and the first receiving holes 111 are defined in the substrate main body 11 by a laser beam or a blanking die.
Then, as FIG. 3 shows, an electrically conductive post 13 is formed in one first receiving hole 111 by inserting an electrically conductive post (e.g. copper post, silver post, golden post, solder post, etc.) in each first receiving hole 111, thereby obtaining the connection substrate 10. In the present embodiment, an electrically conductive post 13 is formed in one first receiving hole 111 by inserting a copper post in each first receiving hole 111.
FIG. 4 shows that in step 2, a first package device 20 is provided. The first package device 20 includes a circuit substrate 21 and a semiconductor chip 22 packaged on the circuit substrate 21.
The circuit substrate 21 may be a single-sided circuit board, a double-sided circuit board, or a multi-layered circuit board. The circuit substrate 21 includes a circuit base 211, a first electrically conductive pattern 212, a second electrically conductive pattern 213, a first solder mask 214, and a second solder mask 215. In the present embodiment, the circuit substrate 21 is a four-layer circuit board, and there are two electrically conductive pattern layers in the circuit substrate 21.
The circuit base 211 includes a first insulation layer 2111, a first electrically conductive pattern layer 2112, a second insulation layer 2113, a second electrically conductive pattern layer 2114, and a third insulation layer 2115. The first electrically conductive pattern layer 2112 and the second electrically conductive pattern layer 2114 are formed on the opposite surfaces of the second insulation layer 2113, respectively. The first electrically conductive pattern layer 2112 is electrically connected to the second electrically conductive pattern layer 2114 by at least one buried hole 217. The first insulation layer 2111 covers the first electrically conductive pattern layer 2112. A surface of the first insulation layer 2111 furthest from the second insulation layer 2113 is considered as the upper surface 211 a of the circuit base 211. The third insulation layer 2115 covers the second electrically conductive pattern layer 2114. A surface of the third insulation layer 2115 furthest from the second electrically conductive pattern layer 2114 is considered as the lower surface 211 b of the circuit base 211.
The first electrically conductive pattern 212 is formed on the upper surface 211 a of the circuit substrate 211, and is electrically connected to the first electrically conductive pattern layer 2112 by at least one blind hole 218. The first electrically conductive pattern 212 includes a plurality of first solder pads 2121, a plurality of second solder pads 2123, and a plurality of electrically conductive traces (not shown). Each of second solder pads 2123 is attached between the first solder pads 2121. That is, the first solder pads 2121 surround the second solder pads 2123. The first solder pads 2121 spatially correspond to the electrically conductive posts 13, such that the electrically conductive posts 13 electrically connect the circuit substrate 21 with a second package device 50 described below. The second solder pads 2123 are electrically connected to the semiconductor chip 22. The semiconductor chip 22 is packaged on the circuit substrate 21 using a wire bonding process, a surface mounted process, or a flip chip process. In the present embodiment, the semiconductor chip 22 is packaged on the circuit substrate 21 using a flip chip process, and the semiconductor chip 22 is electrically connected to the second solder pads 2123 by a plurality of solder bumps 221. The first solder mask 214 covers at least part of the electrically conductive traces of the first electrically conductive pattern 212 and the upper surface 211 a which are exposed from the first electrically conductive pattern 212, and exposes the first solder pads 2121 and the second solder pads 2123.
The second electrically conductive pattern 213 is formed on the lower surface 211 b of the circuit substrate 211, and is electrically connected to the second electrically conductive pattern layer 2114 by at least one blind hole 219. The second electrically conductive pattern 213 includes a plurality of third solder pads 2131. The second solder mask 215 exposes the third solder pads 2131. A plurality of solder balls 37 are formed on the exposed solder pads 2131. The solder balls 37 on the exposed solder pads 2131 are configured for electrically connecting the circuit substrate 21 to another circuit board or other electronic elements.
The semiconductor chip 22 may be a memory chip, a logic chip, or a digital chip. In the present embodiment, the semiconductor chip 22 is a logic chip. The semiconductor chip 22 adheres to the surface of the first solder mask 214 using an insulation adhesive layer 28, and is electrically connected to the second solder pads 2123 using a wire bonding process, a surface mounted process, or a flip chip process. In the present embodiment, the semiconductor chip 22 is packaged on the circuit substrate 21 using a flip chip process. The semiconductor chip 22 is electrically connected to the second solder pads 2123 by solder bumps 221.
In other embodiments, the first package device 20 may have another structure, for example, the first package device 20 may further include a newly added semiconductor chip packaged on the semiconductor chip 22, and in such case, the first electrically conductive pattern 212 will further include a plurality of solder pads for electrically connecting the newly added semiconductor chip to the circuit substrate 21. For another example, the circuit substrate 21 may be a multi-layered circuit board, and the semiconductor chip 22 may be embedded in the circuit substrate 21, and in such case, the second solder pads 2123 and the second receiving hole 113 may be omitted.
FIGS. 5, 6 and 7 show step 3, where the first package device 20 is attached on the first surface 11 a of the connection substrate 10, and a package adhesive 30 is attached on the second surface 11 b of the connection substrate 10, thereby obtaining a semi-finished package on package structure 40. In the semi-finished package on package structure 40, the semiconductor chip 22 is received in the second receiving hole 113; the first solder pads 2121 spatially corresponds to the electrically conductive posts 13, the first solder pads 2121 are aligned with the corresponding electrically conductive posts 13, and the end of each electrically conductive post 13 which is nearest the circuit substrate 21 is in contact with and electrically connected to the corresponding first solder pad 2121; the package adhesive 30 covers the second surface 11 b of the connection substrate 10 and the semiconductor chip 22, and one end surface of each electrically conductive post 13 furthest from the first package device 20 is exposed from at a surface of the package adhesive 30 furthest from the connection substrate 10. Preferably, the end surface of each electrically conductive post 13 which is furthest from the first package device 20 is coplanar with the surface of the package adhesive 30 furthest from the connection substrate 10.
In detail, the semi-finished package on package structure 40 may be manufactured as follows.
First, as FIG. 5 shows, the first package device 20 adheres to the first surface 11 a of the connection substrate 10, such that the first solder pads 2121 spatially correspond to the electrically conductive posts 13, and each first solder pad 2121 is in contact with and electrically connected to the corresponding electrically conductive post 13, the semiconductor chip 22 is received in the second receiving hole 113.
In other embodiments, the semiconductor chip 22 may be packaged on the circuit substrate 21 after the circuit substrate 21 has been adhesively attached to the connection substrate 10. In detail, the package method for packaging the semiconductor chip 22 on the circuit substrate 21 includes the following steps: first, adhesively attaching the circuit substrate 21 of the first package device 20 to the first surface 11 a of the connection substrate 10, such that the first solder pads 2121 are aligned with the respective electrically conductive posts 13, each first solder pad 2121 is in contact with and electrically connected to the corresponding electrically conductive post 13, and the second solder pads 2123 are exposed from the second receiving hole 13; then, packaging the semiconductor chip 22 on the exposed second solder pads 2122 using a wire bonding process, a surface mounted process, or a flip chip process.
Second, as FIG. 6 shows, an epoxy molding compound layer 30 a is formed on the side of the second surface 11 b of the connection substrate 10 using a molding process. The epoxy molding compound layer 30 a covers the second surface 11 b, the electrically conductive posts 13, and the semiconductor chip 22. The epoxy molding compound layer 30 a is made of epoxy compound.
Finally, as FIGS. 6 and 7 show, the epoxy molding compound layer 30 a is ground using a grinding process, such that the distal end of each electrically conductive post 13 is exposed at the ground epoxy molding compound layer 30 a, and is coplanar with a surface of the grinded epoxy molding compound layer 30 a, thereby forming the semi-finished package on package structure 40 having the package adhesive 30, wherein the epoxy molding compound layer 30 a which has been ground is considered as the package adhesive 30. Preferably, an area of a cross-section of the package adhesive 30 taken in a plane parallel with the first surface 11 a of the connection substrate 10 is equal to the area of the first surface 11 a of the connection substrate 10.
FIG. 8 shows in step 4, a second package device 50 is attached on a side of the package adhesive 30 furthest from the first package device 50, thereby obtaining a package on package structure 100. The second package device 50 includes a semiconductor chip (not shown). The second package device 50 includes a plurality of solder balls 51. The solder balls 51 spatially correspond to the electrically conductive posts 13, the solder balls 51 are aligned with the respective electrically conductive posts, and each solder ball 51 is soldered to the end surface of the corresponding electrically conductive post 13 exposed at the package adhesive 30. In detail, a method for arranging the second package device 50 on the side of the package adhesive 30 furthest from the first package device 50 includes the steps as follows. First, the second package device 50 is positioned at the side of the package adhesive 30 furthest from the first package device 50, such that the solder balls 51 spatially correspond to the electrically conductive posts 13, and each solder ball 51 is in contact with the end surface of an electrically conductive post 13 exposed from the package adhesive 30, thereby forming a stacked structure. Then, the solder balls 51 f of the stacked structure are reflowed to melt, and then solidified, thereby soldering the ends of electrically conductive posts 13 which are close to the second package device 50 to the second package device 50 by the solder balls 51. Accordingly, the package on package structure 100 is obtained.
The package on package structure 100 includes the connection substrate 10, the first package device 20 attached on the side of the first surface 11 a of the connection substrate 10, the package adhesive 30 attached on the side of the second surface 11 b of the connection substrate 10, and the second package device 50 attached the side of the package adhesive 30 furthest from the connection substrate 10. The connection substrate 10 includes a plurality of electrically conductive posts 13. The first package device 20 includes the circuit substrate 21 and the semiconductor chip 22 packaged on the circuit substrate 21. The circuit substrate 21 includes the first solder pads 2121 and the second solder pads 2123. The first solder pads 2121 and the second solder pads 2123 are exposed at the same side of the circuit substrate 21, and the first solder pads 2121 surround the second solder pads 2123. The first solder pads 2121 spatially correspond to the electrically conductive posts 13. Each first solder pad 2121 is in contact with and electrically connected to the end of an electrically conductive post 13. The second solder pads 2123 are electrically connected to the semiconductor chip 22. The semiconductor chip 22 is received in the second receiving hole 113. The package adhesive 30 covers the second surface 11 b of the connection substrate 10 and the semiconductor chip 22. The end surface of each electrically conductive post 13 furthest from the first package device 20 is exposed from the surface of the package adhesive 30 furthest from the connection substrate 10. Preferably, the end surface of each electrically conductive post 13 furthest from the first package device 20 is coplanar with the surface of the package adhesive 30 furthest from the connection substrate 10. The second package device 50 is packaged on end surfaces of the electrically conductive posts 13 furthest from the first package device 20.
In the package on package structure 100, the first package device 20 is electrically connected to the second package device 50 by the electrically conductive posts 13 in the connection substrate 10; the electrically conductive posts 13 are inserted into the package adhesive 30, and exposed from the package adhesive 30 covering the connection substrate 10. Therefore, there is no need to fill a liquid or molten conductive material into the receiving holes and solidify the conductive material to form a plurality of electrically connection bodies for electrically connecting the first package device 20 to the second package device 50. Accordingly, the probability of generating bubbles in the connection bodies is lowered, and the rate of finished product of the package on package structure 100 is improved. In addition, the method for manufacturing the package on package structure 100 is very simple, and the cost of the method is much lower.
A method for manufacturing a package on package structure according to a second embodiment includes the steps as follows.
FIG. 3 shows step 1, the connection substrate 10 of the first embodiment is provided.
FIGS. 4, 5 and 6 show step 2, the first package device 20 of the first embodiment is attached on a side of the first surface 11 a of the connection substrate 10, and a package adhesive layer 30 a is attached on a side of the second surface 11 b of the connection substrate 10. The package adhesive layer 30 a is considered as the adhesive main body 31 b in the second embodiment. The adhesive main body 31 b covers the second surface 11 b of the connection substrate 10, the electrically conductive posts 13 and the semiconductor chip 22.
As FIGS. 6 to 9 show, a plurality of blind holes 301 b is defined in the package adhesive layer 30 a (i.e. the adhesive main body 31 b). The blind holes 301 b spatially correspond to the electrically conductive posts 13, such that the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is exposed from the corresponding blind hole 301 b. In the present embodiment, a shape of a cross-section of the blind hole 301 b taken in a plane perpendicular to the surface of the adhesive main body 31 b furthest from the circuit substrate 21 is trapezoidal. That is, the blind hold 301 b may be a truncated cone-shaped blind hole. The upper line of the trapezoid shape is furthest from the circuit substrate 21, and the lower line of the trapezoid is nearest the circuit substrate 21. The length of the upper line is greater than the length of the lower line. Each electrically conductive post 13 is a cylindrical body. Each electrically conductive post 13 is coaxial with the corresponding blind hole 301 b, and the length of the lower line is equal to the diameter of the electrically conductive post 13. In alternative embodiments, the length of the lower line may be larger than the diameter of the electrically conductive post 13, such that there is an better electrical connection between an electrically conductive block 33 b (described below) received in the blind hole 301 b and an electrically conductive post 13. In further alternative embodiments, the shape of a cross-sectional area of the blind hole 301 b on a surface perpendicular to the surface of the package adhesive 30 b furthest from the circuit substrate 21 may be rectangular. That is, the blind hole 301 b may cylindrical, triangular, or quadrangular etc.
FIG. 10 shows step 4, where an electrically conductive block 33 b is formed in each blind hole 301 b by infilling electrically conductive paste into each blind hole 301 b and solidifying the electrically conductive paste, thereby obtaining a semi-finished package on package structure 40 b. The electrically conductive blocks 33 b and the adhesive main body 31 b cooperatively form a package adhesive 30 b of the second embodiment. Each electrically conductive block 33 b is in contact with and electrically connected to the end surface of an electrically conductive post 13 furthest from the circuit substrate 21, and each electrically conductive block 33 b is exposed from the surface of the adhesive main body 31 b furthest from the circuit substrate 21. Preferably, the end surface of each electrically conductive block 33 b furthest from the electrically conductive post 13 is coplanar with the surface of the adhesive main body 31 b furthest from the circuit substrate 21.
FIG. 11 shows step 5, where the second package device 50 of the first embodiment is attached on the side of the package adhesive 30 b which is furthest from the first package device, thereby obtaining a package on package structure 100 b. The solder balls 51 of the second package device 50 spatially correspond to the electrically conductive blocks 33 b, and each solder ball 51 is soldered to an end surface of an electrically conductive block 33 b which is exposed from the adhesive main body 31 b. In detail, a method for arranging the second package device 50 on the side of the package adhesive 30 b furthest from the first package device 50 includes the steps as follows. First, the second package device 50 is positioned at the side of the package adhesive 30 b furthest from the first package device 50, such that the solder balls 51 spatially correspond to the electrically conductive blocks 33 b, and each solder ball 51 is in contact with the end surface of an electrically conductive block 33 b exposed from the adhesive main body 31 b, thereby forming a stacked structure. Then, the solder balls 51 of the stacked structure is reflowed to melt, and is solidified, thereby soldering the ends of electrically conductive blocks 33 b closest to the second package device 50 to the second package device 50, by the solder balls 51. Accordingly, the package on package structure 100 b is obtained.
The package on package structure 100 b includes the connection substrate 10, the first package device 20 attached on the side of the first surface 11 a of the connection substrate 10, the package adhesive 30 b attached on the side of the second surface 11 b of the connection substrate 10, and the second package device 50 attached the side of the package adhesive 30 b furthest from the connection substrate 10. The connection substrate 10 includes a plurality of electrically conductive posts 13. The first package device 20 includes the circuit substrate 21 and the semiconductor chip 22 packaged on the circuit substrate 21. The circuit substrate 21 includes the first solder pads 2121 and the second solder pads 2123. The first solder pads 2121 and the second solder pads 2123 are exposed at the same side of the circuit substrate 21, and the first solder pads 2121 surround the second solder pads 2123. The first solder pads 2121 spatially correspond to the electrically conductive posts 13. Each first solder pad 2121 is in contact with and electrically connected to the end of an electrically conductive post 13. The second solder pads 2123 are electrically connected to the semiconductor chip 22. The semiconductor chip 22 is received in the second receiving hole 113. The package adhesive 30 b covers the second surface 11 b of the connection substrate 10, the electrically connection posts 13, and the semiconductor chip 22. The package adhesive 30 b includes the adhesive main body 31 b and the electrically conductive blocks 33 b in the adhesive main body 31 b. The blind holes 301 b are defined in the adhesive main body 31 b, and spatially correspond to the electrically conductive blocks 33 b, such that one electrically conductive block 33 b is received in a blind hole 301 b. The blind holes 301 b spatially correspond to the electrically conductive posts 13, such that the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is exposed from a blind hole 301, and the end surface of each electrically conductive post 13 furthest from the circuit substrate 21 is in contact with and electrically connected to an electrically conductive block 33 b. The end surface of each electrically conductive block 33 b furthest from the first package device 20 is exposed from the surface of the adhesive main body 31 b furthest from the connection substrate 10. Preferably, the end surface of each electrically conductive block 33 b furthest from the first package device 20 is coplanar with the surface of the adhesive main body 31 b furthest from the connection substrate 10. The second package device 50 is packaged on the end surfaces of the electrically conductive blocks 13 furthest from the first package device 20.
In the package on package structure 100 b, the first package device 20 is electrically connected to the second package device 50 by the electrically conductive posts 13 in the connection substrate 10 and the electrically conductive blocks 33 b in the package adhesive 30 b. The electrically conductive posts 13 are inserted into the package adhesive 30 b, thereby reducing the thickness of each electrically conductive block 33 b. Therefore, there is no need to fill a liquid or molten conductive material into the receiving holes in the package adhesive 30 b to form a plurality of electrically connection blocks having greater thickness than the electrically conductive block 33 b. Accordingly, the probability of generating bubbles in the electrically conductive block is lowered in the package adhesive 30 b, and the rate of finished product of the package on package structure 100 b is higher. In addition, the method for manufacturing the package on package structure 100 b is very simple, and the cost of the method is much lower.
While certain embodiments have been described and exemplified above, various other embodiments will be apparent from the foregoing disclosure to those skilled in the art. The disclosure is not limited to the particular embodiments described and exemplified but is capable of considerable variation and modification without departure from the scope and spirit of the appended claims.

Claims (10)

What is claimed is:
1. A method for manufacturing a package on package structure, comprising:
providing a connection substrate, the connection substrate comprising a main body and a plurality of electrically conductive posts attached in the main body, the main body comprising a first surface and an opposite second surface, each electrically conductive post passing through the first and second surfaces, and opposite ends of the electrically conductive post protruding out of the main body;
attaching a first package device on the first surface of the connection substrate, attaching a package adhesive on the second surface of the connection substrate, thereby obtaining a semi-finished package on package structure, the first package device comprising a circuit substrate and a semiconductor chip packaged on the circuit substrate, the circuit substrate comprising a plurality of first solder pads, the first solder pads aligned with the corresponding electrically conductive posts, and each first solder pad being in contact with and electrically connected to the corresponding electrically conductive post, the package adhesive covering the second surface of the connection substrate and the semiconductor chip, and one end surface of each electrically conductive post furthest the first package device being exposed at a surface of the package adhesive furthest the connection substrate; and
attaching a second package device on a side of the package adhesive furthest the first package device, thereby obtaining a package on package structure, the second package device comprising a plurality of solder balls, the solder balls aligned with the respective electrically conductive posts, each solder ball being soldered to the end surface of the corresponding electrically conductive post which is exposed at the package adhesive.
2. The method of claim 1, wherein a method for manufacturing the connection substrate comprising:
providing the main body;
defining a plurality of first receiving holes in the main body, each first receiving hole passing through the first surface and the second surface;
forming one electrically conductive post in each first receiving hole, thereby obtaining the connection substrate.
3. The method of claim 1, wherein the connection substrate is adhered to the circuit substrate of the first package device using an insulation adhesive layer.
4. The method of claim 1, wherein the connection substrate further comprises a second receiving hole, the second receiving hole is surrounded by the electrically conductive posts, the circuit substrate further comprises a plurality of second solder pads, the second solder pads and the first solder pads are arranged at the same side of the circuit substrate, and the first solder pads surround the second solder pads, a method of manufacturing the semi-finished package on package structure comprising:
arranging the circuit substrate on the first surface of the connection substrate, such that the first solder pads aligned with the respective electrically conductive posts, each first solder pad is in contact with and electrically connected to the corresponding electrically conductive post, and the second solder pads are exposed from the second receiving hole;
packaging the semiconductor chip on the exposed second solder pads using a wire bonding process, or by a surface mounting process, or by a flip chip process;
forming an epoxy molding compound layer on the second surface of the connection substrate using a molding process; and
grinding the epoxy molding compound layer using a grinding process, such that the distal end of each electrically conductive post is exposed at the grinded epoxy molding compound layer, thereby obtaining the semi-finished package on package structure, the epoxy molding compound layer which is ground being the package adhesive.
5. The method of claim 1, wherein a distance between the end surface of each electrically conductive post nearest the first surface and the first surface is smaller than a distance between the other end surface of the same electrically conductive post and the second surface.
6. A method for manufacturing a package on package structure, comprising:
providing a connection substrate, the connection substrate comprising a main body and a plurality of electrically conductive posts attached in the main body, the main body comprising a first surface and an opposite second surface, each electrically conductive post passing through the first and second surfaces, and opposite ends of the electrically conductive post protruding out of the main body;
arranging a first package device on the first surface of the connection substrate, and arranging a package adhesive on the second surface of the connection substrate, thereby obtaining a semi-finished package on package structure, the first package device comprising a circuit substrate and a semiconductor chip packaged on the circuit substrate, the circuit substrate comprising a plurality of first solder pads, the first solder pads aligned with the corresponding electrically conductive posts, and each first solder pad being in contact with and electrically connected to the corresponding electrically conductive post, the package adhesive covering the second surface of the connection substrate, the electrically conductive posts, and the semiconductor chip, the package adhesive comprising an adhesive main body; and
defining a plurality of blind holes in the adhesive main body, and forming an electrically conductive block in each blind hole, thereby obtaining a semi-finished package on package structure, the blind holes spatially corresponding to the respective electrically conductive posts, such that the end surface of each electrically conductive post furthest the circuit substrate is exposed from the corresponding blind hole, each electrically conductive block being in contact with and electrically connected to the end surface of the corresponding electrically conductive post furthest the circuit substrate, and each electrically conductive block being exposed at the surface of the adhesive main body furthest the circuit substrate; and
arranging a second package device on a side of the package adhesive furthest the first package device, thereby obtaining a package on package structure, the second package device comprising a plurality of solder balls, the solder balls aligned with the electrically conductive blocks, and each solder ball being soldered to the end surface of the corresponding electrically conductive block which is exposed at the adhesive main body.
7. The method of claim 6, wherein a distance between the end surface of each electrically conductive post nearest the first surface and the first surface is smaller than a distance the other distal end of the same electrically conductive post and the second surface.
8. The method of claim 6, wherein a shape of a cross-section of the blind hole taken in a plane perpendicular to the surface of the adhesive main body furthest the circuit substrate is trapezoidal, the upper line of the trapezoid shape is furthest from the circuit substrate, the lower line of the trapezoid shape is nearest the circuit substrate, the length of the upper line is greater than the length of the lower line, each electrically conductive post is a cylindrical body, each electrically conductive post is coaxial with the corresponding blind hole, and the length of the lower line is equal to the diameter of the electrically conductive post.
9. The method of claim 6, wherein an area of a cross-section of the package adhesive taken in a plane parallel with the first surface of the connection substrate is equal to the area of the first surface of the connection substrate.
10. The method of claim 6, wherein the connection substrate further comprises a second receiving hole, the second receiving hole is surrounded by the electrically conductive posts, the circuit substrate further comprises a plurality of second solder pads, the second solder pads and the first solder pads are arranged at the same side of the circuit substrate, and the first solder pads surround the second solder pads, the step of arranging the first package device on the first surface of the connection substrate comprising:
arranging the circuit substrate on the first surface of the connection substrate, such that the first solder pads spatially corresponds to the electrically conductive posts, each first solder pad is in contact with and electrically connected to the corresponding electrically conductive post, and the second solder pads is exposed from the second receiving hole; and
packaging the semiconductor chip on the exposed second solder pads using a wire bonding process, or by a surface mounting process, or by a flip chip process.
US13/777,043 2012-08-28 2013-02-26 Package on package structrue and method for manufacturing same Active US8853000B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/477,888 US9000573B2 (en) 2012-08-28 2014-09-05 Package on package structure and method for manufacturing same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2012103095305 2012-08-28
CN201210309530.5A CN103632988B (en) 2012-08-28 2012-08-28 Package-on-package structure and preparation method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/477,888 Division US9000573B2 (en) 2012-08-28 2014-09-05 Package on package structure and method for manufacturing same

Publications (2)

Publication Number Publication Date
US20140061903A1 US20140061903A1 (en) 2014-03-06
US8853000B2 true US8853000B2 (en) 2014-10-07

Family

ID=50186343

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/777,043 Active US8853000B2 (en) 2012-08-28 2013-02-26 Package on package structrue and method for manufacturing same
US14/477,888 Active US9000573B2 (en) 2012-08-28 2014-09-05 Package on package structure and method for manufacturing same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/477,888 Active US9000573B2 (en) 2012-08-28 2014-09-05 Package on package structure and method for manufacturing same

Country Status (3)

Country Link
US (2) US8853000B2 (en)
CN (1) CN103632988B (en)
TW (1) TWI489564B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130270427A1 (en) * 2012-04-16 2013-10-17 Centera Photonics Inc. Photoelectric device package and detachable package structure

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4185499B2 (en) * 2005-02-18 2008-11-26 富士通マイクロエレクトロニクス株式会社 Semiconductor device
JP2014060211A (en) * 2012-09-14 2014-04-03 Omron Corp Substrate structure, semiconductor chip mounting method and solid state relay
TWI556379B (en) * 2014-01-02 2016-11-01 矽品精密工業股份有限公司 Semiconductor package and manufacturing method thereof
US9735134B2 (en) * 2014-03-12 2017-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Packages with through-vias having tapered ends
CN105097757B (en) * 2014-04-21 2018-01-16 碁鼎科技秦皇岛有限公司 Chip package base plate, chip-packaging structure and preparation method
CN105590914B (en) * 2014-10-24 2018-04-06 碁鼎科技秦皇岛有限公司 Electronic element packaging structure and preparation method
US9768108B2 (en) * 2015-02-20 2017-09-19 Qualcomm Incorporated Conductive post protection for integrated circuit packages
TWI581392B (en) * 2015-04-09 2017-05-01 上海兆芯集成電路有限公司 Electronic package assembly
US9788425B2 (en) 2015-04-09 2017-10-10 Via Alliance Semiconductor Co., Ltd. Electronic package assembly
CN106941101A (en) * 2016-01-05 2017-07-11 恒劲科技股份有限公司 Package substrate and preparation method thereof
TWI590349B (en) * 2016-04-27 2017-07-01 南茂科技股份有限公司 Chip package and chip packaging process
KR20190014993A (en) * 2017-08-04 2019-02-13 에스케이하이닉스 주식회사 Semiconductor package including indicating pattern
CN207852654U (en) * 2017-12-27 2018-09-11 中芯长电半导体（江阴）有限公司 Semiconductor package with antenna module
US10461005B2 (en) * 2018-04-02 2019-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package
CN112309998B (en) * 2019-07-30 2023-05-16 华为技术有限公司 Packaging device, manufacturing method thereof and electronic equipment
CN211150513U (en) * 2019-08-30 2020-07-31 无锡天芯互联科技有限公司 Package body
KR20240036628A (en) * 2021-07-23 2024-03-20 엘지이노텍 주식회사 semiconductor package

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8445323B2 (en) * 2008-12-08 2013-05-21 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100280398B1 (en) * 1997-09-12 2001-02-01 김영환 Manufacturing method of stacked semiconductor package module
DE102004022884B4 (en) * 2004-05-06 2007-07-19 Infineon Technologies Ag Semiconductor device with a rewiring substrate and method of making the same
US7781261B2 (en) * 2007-12-12 2010-08-24 Stats Chippac Ltd. Integrated circuit package system with offset stacking and anti-flash structure
KR101486420B1 (en) * 2008-07-25 2015-01-26 삼성전자주식회사 Chip package and stacked package using the same and method of fabricating them
KR20120048991A (en) * 2010-11-08 2012-05-16 삼성전자주식회사 Semiconductor devices and methods of fabricating the same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8445323B2 (en) * 2008-12-08 2013-05-21 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130270427A1 (en) * 2012-04-16 2013-10-17 Centera Photonics Inc. Photoelectric device package and detachable package structure
US9064988B2 (en) * 2012-04-16 2015-06-23 Centera Photonics Inc. Photoelectric device package

Also Published As

Publication number Publication date
CN103632988A (en) 2014-03-12
US20140374894A1 (en) 2014-12-25
CN103632988B (en) 2016-10-19
TWI489564B (en) 2015-06-21
US9000573B2 (en) 2015-04-07
TW201409584A (en) 2014-03-01
US20140061903A1 (en) 2014-03-06

Similar Documents

Publication Publication Date Title
US8853000B2 (en) Package on package structrue and method for manufacturing same
US8642393B1 (en) Package on package devices and methods of forming same
US20180114786A1 (en) Method of forming package-on-package structure
US9646922B2 (en) Methods and apparatus for thinner package on package structures
JP5601751B2 (en) Semiconductor device
US8017448B2 (en) Method for manufacturing semiconductor device
EP2798675B1 (en) Method for a substrate core layer
JPWO2006109383A1 (en) ELECTRONIC DEVICE HAVING WIRING BOARD, MANUFACTURING METHOD THEREOF, AND WIRING BOARD USED FOR THE ELECTRONIC DEVICE
TWI461124B (en) Package on package structure and method for manufacturing same
US20140061951A1 (en) Package on package structure and method for manufacturing same
KR100991623B1 (en) Semiconductor device and fabricating?method thereof
US10192802B2 (en) Thin film based fan out and multi die package platform
KR20130069107A (en) Stiffener and manufacturing method thereof
US20150179596A1 (en) Semiconductor package
KR20160010246A (en) Electric component module and manufacturing method threrof
KR101020612B1 (en) Mold for semiconductor package and method for manufacturing semiconductor package using the same
CN113764391B (en) Three-dimensional semiconductor stacked packaging structure comprising vertical conductive pillar structure
KR101502428B1 (en) Semiconductor package and method for manufacturing the same
US9401345B2 (en) Semiconductor device package with organic interposer
CN113299626B (en) Conductive assembly for multi-chip packaging and manufacturing method thereof
KR100456482B1 (en) Bga package using patterned leadframe to reduce fabricating cost as compared with bga package using substrate having stacked multilayered interconnection pattern layer
JP5411981B2 (en) Manufacturing method of semiconductor device
US7750450B2 (en) Stacked die package with stud spacers
CN101281889A (en) Loading plate structure for embedded burying semiconductor chip
CN113498633A (en) Circuit board with embedded electronic element and manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: ZHEN DING TECHNOLOGY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, CHIEN-CHIH;SHI, HONG-XIA;HSU, SHIH-PING;REEL/FRAME:029881/0428

Effective date: 20130121

Owner name: HONGQISHENG PRECISION ELECTRONICS (QINHUANGDAO) CO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, CHIEN-CHIH;SHI, HONG-XIA;HSU, SHIH-PING;REEL/FRAME:029881/0428

Effective date: 20130121

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: QI DING TECHNOLOGY QINHUANGDAO CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HONGQISHENG PRECISION ELECTRONICS (QINHUANGDAO) CO.,LTD.;ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:039822/0429

Effective date: 20160902

Owner name: ZHEN DING TECHNOLOGY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HONGQISHENG PRECISION ELECTRONICS (QINHUANGDAO) CO.,LTD.;ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:039822/0429

Effective date: 20160902

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: ZHEN DING TECHNOLOGY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:QI DING TECHNOLOGY QINHUANGDAO CO., LTD.;ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:064899/0050

Effective date: 20230801

Owner name: LEADING INTERCONNECT SEMICONDUCTOR TECHNOLOGY QINHUANGDAO CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:QI DING TECHNOLOGY QINHUANGDAO CO., LTD.;ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:064899/0050

Effective date: 20230801