US8460986B2 - Method for manufacturing a display device - Google Patents
Method for manufacturing a display device Download PDFInfo
- Publication number
- US8460986B2 US8460986B2 US11/833,565 US83356507A US8460986B2 US 8460986 B2 US8460986 B2 US 8460986B2 US 83356507 A US83356507 A US 83356507A US 8460986 B2 US8460986 B2 US 8460986B2
- Authority
- US
- United States
- Prior art keywords
- film
- laser light
- display device
- pixel
- semiconductor film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
- H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
- H10D86/0223—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials
- H10D86/0229—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials characterised by control of the annealing or irradiation parameters
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/425—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer having different crystal properties in different TFTs or within an individual TFT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
Definitions
- the present invention contains subject matter related to Japanese Patent Application JP 2006-215212 filed with the Japan Patent Office on Aug. 8, 2006, the entire contents of which being incorporated herein by reference.
- the present invention relates to an active matrix type display device in which a pixel circuit is formed using a plurality of thin film transistors, and a method of manufacturing the display device.
- a display device in which an organic EL element using electroluminescence of an organic material is provided for each pixel has been attracting attention.
- This display device that is, the organic EL display has excellent features of a wide viewing angle, low power consumption and the like because the organic EL display uses a light emitting phenomenon of organic EL elements themselves.
- the organic EL display makes fast response to a high-definition high-speed video signal, development has been underway to put the organic EL display to practical use particularly in a video field and the like.
- an active matrix system in which a driving pixel circuit is provided for an organic EL element of each pixel excels an existing passive matrix system in response time and resolution.
- the active matrix system is considered to be a driving system capable of fully bringing out features of organic EL elements.
- the above-described pixel circuit is formed using thin film transistors (TFTs).
- TFTs thin film transistors
- the organic EL element in particular is a current-driven element, variations in current due to characteristic variations and deterioration of the thin-film transistors forming the pixel circuit in an organic EL display using the organic EL element directly lead to degradation in picture quality. Accordingly, a constitution in an active matrix type organic EL display has been proposed which constitution corrects the characteristic variations of the thin-film transistors by devising a pixel circuit (see Japanese Patent Laid-Open No. 2003-255856).
- an active matrix type liquid crystal display device is an active matrix type liquid crystal display device.
- a constitution has been proposed in which, for light resistance, an active element (thin film transistor) of a pixel part is formed by amorphous silicon or crystalline silicon, and an active element of a peripheral driving circuit is formed by single-crystal silicon (see Japanese Patent Laid-Open No. Sho 64-2088).
- Thin film transistors used for driving in a flat panel type display device include a TFT using an amorphous silicon film as a channel region (amorphous silicon TFT) and a TFT using, as a channel region, a polycrystalline silicon film obtained by crystallizing an amorphous silicon film by laser annealing (polycrystalline silicon TFT).
- the amorphous silicon TFT has features of small characteristic variations between elements and reduced off current as compared with the polycrystalline silicon TFT. It is therefore considered that display variations between pixels can be reduced by forming a pixel circuit using the amorphous silicon TFT.
- the threshold voltage of the amorphous silicon TFT is shifted when a voltage continues being applied to the gate electrode.
- the polycrystalline silicon TFT has features of high carrier mobility, which is about 10 times or 100 times that of the amorphous silicon TFT, and less degradation in threshold value and on current with the passage of time.
- the polycrystalline silicon TFT generally has a high off current. Therefore, when this polycrystalline silicon TFT is used for an on-off control TFT for writing a driving transistor gate voltage, variations in off current result in variations in luminance between organic EL elements of pixels.
- the present invention relates to an active matrix type display device in which a pixel circuit for driving a pixel electrode is provided for each pixel.
- the present invention is characterized particularly in that a pixel circuit is formed using a plurality of thin film transistors in which thin semiconductor films forming channel regions of the thin film transistors are made in different crystal states.
- the channel regions of the plurality of thin film transistors in the pixel circuit can be set in crystal states suited to characteristics necessary for the respective thin film transistors. For example, when the driving transistor directly connected to the pixel electrode is required to pass a high current through the pixel electrode stably for a long time, the channel region of the driving transistor is heightened in crystallinity so as to satisfy such a requirement. On the other hand, when small characteristic variations between pixels and low off current are required of the switching transistor for controlling the driving transistor, the channel region of the switching transistor is made lower in crystallinity or made amorphous so as to satisfy such a requirement.
- the present invention is also a method of manufacturing the above-described display device, and is characterized by partially increasing the crystallinity of a thin semiconductor film within each pixel by laser light irradiation after forming the thin semiconductor film on a substrate. Thereby a plurality of thin film transistors having channel regions that are different from each other in crystallinity are formed within the same pixel.
- the crystallinity of channel regions in a plurality of thin film transistors forming a pixel circuit in an active matrix type display device can be set in different states according to required transistor characteristics and required degradation characteristics. Therefore variations in luminance between pixels can be reduced to a small degree.
- FIG. 1 is a diagram of a circuit configuration of a display device according to an embodiment
- FIG. 2 includes an enlarged plan view of one pixel part in the display device according to the embodiment, a sectional view taken along a line A-A′ of the plan view, and a sectional view taken along a line B-B′ of the plan view;
- FIGS. 3A to 3E are sectional process views of a first example of a method of manufacturing the display device according to the embodiment.
- FIG. 4 is a plan view of characteristic parts in the first example of the method of manufacturing the display device according to the embodiment.
- FIG. 5 is a plan view of characteristic parts in a second example of the method of manufacturing the display device according to the embodiment.
- FIG. 6 is a plan view of characteristic parts in a third example of the method of manufacturing the display device according to the embodiment.
- FIGS. 7A and 7B are sectional process views of assistance in explaining characteristic parts in a fourth example of the method of manufacturing the display device according to the embodiment.
- FIG. 8 is a diagram showing a result of simulation of a relation between the film thickness T of a material film (a silicon nitride film) used as a low reflection material layer in the fourth example and reflectivity of laser light;
- FIG. 9 is a plan view of characteristic parts in a fourth example of the method of manufacturing the display device according to the embodiment.
- FIGS. 10A and 10B are sectional process views of assistance in explaining characteristic parts in a fifth example of the method of manufacturing the display device according to the embodiment.
- FIG. 11 is a diagram of assistance in explaining a relation between the film thickness T of a material film used as a high reflection material layer in the fifth example and reflectivity of laser light;
- FIG. 12 is a plan view of characteristic parts in a fifth example of the method of manufacturing the display device according to the embodiment.
- FIGS. 13A to 13D are sectional process views of assistance in explaining characteristic parts in a sixth example of the method of manufacturing the display device according to the embodiment.
- FIG. 1 is a diagram of a circuit configuration of a display device according to an embodiment.
- the display device 1 shown in this figure is an active matrix type display device using an organic electroluminescent element EL.
- a display region 5 and a peripheral region 7 are set on a substrate 3 .
- a plurality of scanning lines 9 and a plurality of signal lines 11 are arranged horizontally and vertically in the display region 5 .
- a pixel circuit a is provided in each of pixels corresponding to parts where the scanning lines 9 and the signal lines 11 intersect each other.
- the pixel circuit a includes for example an organic electroluminescent element EL, two capacitive elements Cs 1 and Cs 2 , a driving transistor Tr 1 , and a switching transistor Tr 2 .
- the organic electroluminescent element EL has a cathode electrode connected to a ground potential GND.
- the capacitive element Cs 1 is connected in parallel with the organic electroluminescent element EL.
- the organic electroluminescent element EL has an anode electrode connected to the driving transistor Tr 1 .
- the source of the driving transistor Tr 1 is connected to a power supply line Vcc having a positive potential (Vcc).
- the capacitive element Cs 2 is connected to the gate of the driving transistor Tr 1 and the anode electrode of the organic electroluminescent element EL.
- the gate of the driving transistor Tr 1 is connected with the source of the switching transistor Tr 2 .
- This switching transistor Tr 2 has a gate connected to a scanning line 9 , and has a drain connected to a signal line 11 .
- the driving transistor Tr 1 is a transistor for passing a current through the organic electroluminescent element EL.
- the switching transistor Tr 2 is a transistor for on/off control of the pixel circuit a and writing a voltage for driving the driving transistor Tr 1 to the capacitive element Cs 2 .
- FIG. 2 includes an enlarged plan view of one pixel circuit a, a sectional view taken along a line A-A′ in a part of a driving transistor Tr 1 in the plan view, and a sectional view taken along a line B-B′ in a part of a switching transistor Tr 2 , the views being of assistance in explaining characteristic parts of the display device 1 of the configuration as described above.
- the plan view does not show an insulating film.
- each of the transistors Tr 1 and Tr 2 forming each pixel circuit is formed by a thin film transistor, and a high crystallinity film 23 - 1 and a low crystallinity film 23 - 2 formed by a thin silicon semiconductor film are patterned over a gate electrode 20 provided on the substrate 3 with a gate insulating film 21 .
- the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 form a channel region in the respective transistors Tr 1 and Tr 2 .
- a point of the present invention is a difference between crystal states of the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 formed by a thin semiconductor film in the respective transistors Tr 1 and Tr 2 .
- the high crystallinity film 23 - 1 forming the channel region of the driving transistor Tr 1 is formed by a thin polycrystalline semiconductor film having a relatively high crystallinity so as to be able to pass a high current through the organic electroluminescent element EL.
- the high crystallinity film 23 - 1 has a sufficiently high crystallinity to be able to achieve a current value necessary for driving the organic electroluminescent element EL.
- the low crystallinity film 23 - 2 is formed by a thin semiconductor film that has a lower crystallinity than the high crystallinity film 23 - 1 and may be an amorphous film.
- the low crystallinity film 23 - 2 has a sufficiently low off characteristic in a range not higher than a permissible value at which a voltage written to the capacitive element Cs 2 can be retained sufficiently.
- a pixel circuit may have a larger number of thin film transistors.
- a thin film transistor provided to adjust an amount of current to be passed through an organic electroluminescent element EL has a channel region formed by a high crystallinity film 23 - 1 .
- a thin film transistor provided to write a voltage to a capacitive element has a channel region formed by a low crystallinity film 23 - 2 .
- Other thin film transistors forming the pixel circuit each have a channel region formed in an appropriate crystal state (crystallinity) according to a characteristic necessary for the thin film transistor.
- An insulative etching stopper layer 25 (shown in only the sectional views) is provided on the semiconductor films 23 - 1 and 23 - 2 as described above in such a manner as to be laid over the center of the gate electrode 20 . Further, a source/drain 27 formed by thin semiconductor films separated from each other on the etching stopper layer 25 is laminated on the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 . A source/drain electrode 29 formed of a conductive material is provided on the source/drain 27 .
- the semiconductor films forming respective channel regions in the transistors Tr 1 and Tr 2 forming a pixel circuit a are the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 in different crystal states.
- the transistors Tr 1 and Tr 2 have characteristics necessary for the transistors Tr 1 and Tr 2 , respectively.
- the driving transistor Tr 1 for controlling the light emission of the organic electroluminescent element EL has the channel region thereof formed by using the high crystallinity film 23 - 1 having a high carrier mobility and less shifted in threshold voltage, thereby making it possible to make a display with the current value held high in a stable state.
- the switching transistor Tr 2 for performing the on/off control of the pixel circuit has the channel region thereof formed by using the low crystallinity film 23 - 2 having a low off current and with small variations between pixels, thereby making it possible to reliably perform on/off control of the pixel circuits without variations between the pixels.
- the active matrix type display device 1 can thus make a display with display variations between the pixels reduced to a small degree.
- FIGS. 3A to 3E A first example of a method of manufacturing the above-described display device 1 will next be described with reference to sectional process views of FIGS. 3A to 3E .
- the sectional process views of FIGS. 3A to 3E correspond to sectional parts of the section A-A′ and the section B-B′ in FIG. 2 .
- description will be made below of a manufacturing method in which a plurality of thin film transistors forming pixel electrodes are made differently, while the manufacture of the capacitive elements connected to these thin film transistors is the same as an existing manufacture, and is performed in the same process that manufactures the thin film transistors where possible.
- a gate electrode 20 is formed on a substrate 3 .
- the gate electrode 20 of molybdenum is formed by patterning a molybdenum film formed by a sputtering method by photolithography and etching.
- scanning lines and the lower electrodes of the capacitive elements are formed as occasion demands in the same step that forms the gate electrode 20 .
- a gate insulating film 21 of a laminate structure of a silicon nitride film and a silicon oxide film, for example, and an amorphous silicon film 23 as a thin semiconductor film are formed on the substrate 3 in this order in a state of covering the gate electrode 20 and the other electrodes. These films are formed by a CVD method.
- a silicon oxide film having a film thickness of 30 nm is formed as a buffer layer for preventing diffusion of impurities into the amorphous silicon film 23 , and further a molybdenum film having a film thickness of 200 nm or a diamond like carbon (DLC) film having a film thickness of 400 nm, for example, is formed as a photothermal conversion layer.
- a photothermal conversion layer is formed as a photothermal conversion layer.
- the amorphous silicon film 23 is irradiated with a laser light Lh as crystallization annealing of the amorphous silicon film 23 .
- a region a (Tr 1 ) where the driving transistor Tr 1 is formed is irradiated with the laser light Lh
- a region a (Tr 2 ) where the switching transistor Tr 2 is formed is not irradiated with the laser light Lh.
- the region a (Tr 1 ) where the driving transistor Tr 1 is formed is scan-irradiated with the continuously oscillated laser light Lh (CW laser).
- Lh continuously oscillated laser light
- Such a laser light irradiation crystallizes the amorphous silicon film 23 in the region a (Tr 1 ) of formation of the driving transistor Tr 1 into a high crystallinity film 23 - 1 .
- the amorphous silicon film in the region a (Tr 2 ) of formation of the switching transistor Tr 2 is left as it is to become a low crystallinity film 23 - 2 .
- the irradiation intensity of the laser light Lh is set such that the high crystallinity film 23 - 1 meeting characteristics necessary the driving transistor Tr 1 is obtained.
- a layout within the pixel is set such that the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are sufficiently separated from each other in a direction perpendicular to the scanning direction of the laser light Lh which scanning direction is indicated by an arrow in FIG. 4 . Then, similarly laid out pixels are arranged along the scanning direction of the laser light Lh.
- these layers are removed by etching after the laser light irradiation as described above.
- each of etching stopper layers 25 made of silicon nitride is formed into a pattern at a position on the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 at which position the etching stopper layer 25 overlaps the gate electrode 20 .
- a source/drain film 27 a made of a thin semiconductor film containing an impurity is thereafter formed in a state of covering the etching stopper layers 25 .
- the source/drain film 27 a , the high crystallinity film 23 - 1 , and the low crystallinity film 23 - 2 are patterned into such an external shape as to cover the gate electrode 20 completely.
- an electrode film 29 a is formed in a state of covering the source/drain film 27 a .
- the electrode film 29 a and the source/drain film 27 a are patterned to be separated into a source side and a drain side on the etching stopper layers 25 .
- a source/drain 27 resulting from separating the source/drain film 27 a and a source electrode/drain electrode 29 resulting from separating the electrode film 29 a are thereby formed.
- a driving transistor Tr 1 having the high crystallinity film 23 - 1 as a channel region is formed in the formation region a (Tr 1 ), and a switching transistor Tr 2 having the low crystallinity film 23 - 2 as a channel region is formed in the formation region a (Tr 2 ).
- the manufacturing method by selectively irradiating the formation region a (Tr 1 ) within one pixel with a laser light, it is possible to crystallize the part of the amorphous silicon film 23 in the formation region a (Tr 1 ) into the high crystallinity film 23 - 1 , and leave the part of the amorphous silicon film 23 in the formation region a (Tr 2 ) as it is as the low crystallinity film 23 - 2 .
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- FIG. 5 is a plan view of assistance in explaining characteristic parts of a second example of the method of manufacturing the above-described display device 1 .
- the second example of the manufacturing method and the first example of the manufacturing method are different from each other in only the process of crystallization annealing of the amorphous silicon film 23 by laser light irradiation, and other processes are the same, so that repeated description of the other processes will be omitted.
- the formation region a (Tr 2 ) of a switching transistor Tr 2 is also scan-irradiated with a laser light Lh separately from the formation region a (Tr 1 ) of a driving transistor Tr 1 .
- the formation region a (Tr 2 ) of the switching transistor Tr 2 is scan-irradiated with a continuously oscillated laser light Lh′ (CW laser) having a lower irradiation intensity than the irradiation intensity of a laser light Lh with which the formation region a (Tr 1 ) of the driving transistor Tr 1 is irradiated.
- a low crystallinity film 23 - 2 resulting from crystallizing the amorphous silicon film at a lower crystallinity than in the formation region a (Tr 1 ) is formed in the formation region a (Tr 2 ) of the switching transistor Tr 2 .
- the irradiation intensity of the laser light Lh is set such that the high crystallinity film 23 - 1 meeting characteristics necessary for the driving transistor Tr 1 is obtained, and the irradiation intensity of the laser light Lh′ is set such that the low crystallinity film 23 - 2 meeting characteristics necessary for the switching transistor Tr 2 is obtained.
- scanning directions of the laser light Lh and the laser light Lh′ which scanning directions are indicated by arrows in FIG. 5 are set parallel with each other.
- a layout within the pixel is set such that the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are sufficiently separated from each other in a direction perpendicular to the scanning directions. Then, similarly laid out pixels are arranged along the scanning directions of the laser light Lh and the laser light Lh′.
- the second example of the manufacturing method it is possible to form the formation region a (Tr 1 ) and the formation region a (Tr 2 ) of the amorphous silicon film 23 within one pixel into the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 that are different from each other in crystallinity.
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- FIG. 6 is a plan view of assistance in explaining characteristic parts of a third example of the method of manufacturing the above-described display device 1 .
- the third example of the manufacturing method and the first example of the manufacturing method are different from each other in only the process of crystallization annealing of the amorphous silicon film 23 by laser light irradiation, and other processes are the same, so that repeated description of the other processes will be omitted.
- the scan width of a continuously oscillated laser light Lh is set larger than one pixel.
- the laser light irradiation is performed such that the formation region a (Tr 1 ) of a driving transistor Tr 1 is scanned with the laser light Lh twice such that the two scans overlap each other, while the formation region a (Tr 2 ) of a switching transistor Tr 2 is scanned with the laser light Lh once.
- the crystallization of the amorphous silicon film 23 is more advanced by a plurality of times of scanning with the laser light to obtain a high crystallinity film 23 - 1 having a high crystallinity.
- the formation region a (Tr 2 ) of the switching transistor Tr 2 is scanned with the laser light Lh once to obtain a low crystallinity film 23 - 2 having a lower crystallinity than in the formation region a (Tr 1 ) of the driving transistor Tr 1 .
- the irradiation intensity of the laser light Lh scanned once is set according to characteristics necessary for the driving transistor Tr 1 and the switching transistor Tr 2 .
- the amorphous silicon film 23 in the formation region a (Tr 2 ) is left as it is as the low crystallinity film 23 - 2 .
- the scanning directions of the laser light Lh in respective scans which scanning directions are indicated by arrows in FIG. 6 are set parallel with each other.
- a layout within the pixel is set such that the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are sufficiently separated from each other in a direction perpendicular to the scanning directions. Then, similarly laid out pixels are arranged along the scanning directions of the laser light Lh.
- the formation region a (Tr 1 ) and the formation region a (Tr 2 ) of the amorphous silicon film 23 within one pixel into the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 that are different from each other in crystal state (degree of crystallinity or crystallinity versus non-crystallinity).
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- FIGS. 7A and 7B are sectional process views of assistance in explaining characteristic parts of a fourth example of the method of manufacturing the above-described display device 1 .
- a gate electrode 20 is first formed on a substrate 3 , a gate insulating film 21 is formed, and further an amorphous silicon film 23 is formed as a thin semiconductor film.
- a low reflection material layer 30 for laser light used in laser light irradiation to be performed next is formed into a pattern on the amorphous silicon film 23 .
- This low reflection material layer 30 is patterned into such a form as to cover the formation region a (Tr 1 ) of a driving transistor Tr 1 and expose the formation region a (Tr 2 ) of a switching transistor Tr 2 .
- the low reflection material layer 30 is formed by a material that transmits light, for example a silicon nitride film or a silicon oxide film.
- the low reflection material layer 30 has a film thickness t such that because of a layer structure including the low reflection material layer 30 , laser light incident from the low reflection material layer 30 side is supplied to the amorphous silicon film 23 (or a photothermal conversion layer) efficiently without being absorbed by the low reflection material layer 30 , and is absorbed by the amorphous silicon film 23 (or the photothermal conversion layer) without being reflected from an interface between the amorphous silicon film 23 and the low reflection material layer 30 .
- FIG. 8 shows a result of simulation of a relation between the film thickness T of a material film (a silicon nitride film in this case) used as the low reflection material layer and reflectivity of the laser light.
- a layer structure in this simulation has the gate insulating film 21 formed by laminating a silicon nitride film (20 nm) and a silicon oxide film (290 nm), the amorphous silicon film 23 (50 nm), and the silicon nitride film (T nm) forming the low reflection material layer 30 in this order from the bottom on the gate electrode 20 .
- the silicon nitride film having the film thickness t set within a film thickness range Ta where the reflectivity is substantially lower (for example 1 ⁇ 2 or lower) than in a case of the film thickness T of the silicon nitride film being 0 nm is patterned into a predetermined form and used as the above-described low reflection material layer 30 .
- the film thickness t of the low reflection material layer 30 is set to a value within the film thickness range Ta such that the amorphous silicon film 23 obtains a high crystallinity to such a degree as to be tolerated as a channel region of the driving transistor Tr 1 in laser light irradiation of a next process.
- the relation between the film thickness of the material film forming the low reflection material layer 30 and the reflectivity differs depending on the kind of light transmissive material being used and the layer structure. Therefore, an appropriate film thickness range is derived for each light transmissive material to be used, and the low reflection material layer 30 is formed with a film thickness set within the range.
- the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are uniformly scan-irradiated with the continuously oscillated laser light Lh (CW laser).
- CW laser continuously oscillated laser light
- the crystallization of the amorphous silicon film 23 is effectively advanced by reducing a loss due to reflection of the laser light Lh to obtain a high crystallinity film 23 - 1 having a high crystallinity.
- the laser light Lh is applied to and reflected from the amorphous silicon film 23 (or a photothermal conversion layer) without being passed through the low reflection material layer 30 , and thereby the laser light Lh with which the amorphous silicon film 23 is irradiated is reduced as compared with the formation region a (Tr 1 ).
- a low crystallinity film 23 - 2 having a low crystallinity is obtained.
- the amorphous silicon film 23 in the formation region a (Tr 2 ) is left as it is as the low crystallinity film 23 - 2 .
- the low reflection material layer 30 is removed by etching, and then the same processes as described above with reference to FIGS. 3C to 3E in the first example are performed to complete the display device 1 .
- the low reflection material layer 30 may be left as it is as a layer forming a part of an etching stopper layer 25 without being removed.
- the formation region a (Tr 1 ) and the formation region a (Tr 2 ) of the amorphous silicon film 23 within one pixel into the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 that are different from each other in crystal state (degree of crystallinity or crystallinity versus non-crystallinity).
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- FIGS. 10A and 10B are sectional views of assistance in explaining characteristic parts of a fifth example of the method of manufacturing the above-described display device 1 .
- a gate electrode 20 is first formed on a substrate 3 , a gate insulating film 21 is formed, and further an amorphous silicon film 23 is formed as a thin semiconductor film.
- a high reflection material layer 32 for laser light used in laser light irradiation to be performed next is formed into a pattern on the amorphous silicon film 23 .
- This high reflection material layer 32 is patterned into such a form as to expose the formation region a (Tr 1 ) of a driving transistor Tr 1 and cover the formation region a (Tr 2 ) of a switching transistor Tr 2 .
- the high reflection material layer 32 is desirably formed by a material having a low absorptance for laser light among materials that reflect laser light.
- the high reflection material layer 32 has a film thickness t such that because of a layer structure including the high reflection material layer 32 , laser light incident from the high reflection material layer 32 side is efficiently reflected from the surface of the high reflection material layer 32 and an interface between the high reflection material layer 32 and the amorphous silicon film 23 (or a photothermal conversion layer), and does not enter the amorphous silicon film 23 .
- an insulating film such for example as a silicon nitride film or a silicon oxide film is used as the high reflection material layer 32 .
- the insulating film also has a transmissivity for laser light, the reflectivity of the laser light periodically changes depending on the film thickness T of the insulating film forming the high reflection material layer 32 , as shown in FIG. 11 .
- the silicon nitride film having the film thickness t set within a film thickness range Tb where the reflectivity is substantially higher than in a case of the film thickness T of the insulating film being 0 nm is patterned into a predetermined form and used as the above-described high reflection material layer 32 .
- the film thickness t of the high reflection material layer 32 is set to a value within the film thickness range Tb such that the amorphous silicon film 23 is maintained at such a low crystallinity as to be tolerated as a channel region of the switching transistor Tr 2 in laser light irradiation of a next laser light irradiation process.
- the relation between the film thickness T of the material film forming the high reflection material layer 32 and the reflectivity differs depending on the kind of reflective material being used and the layer structure. Therefore, an appropriate film thickness range is derived for each reflective material to be used, and the high reflection material layer 32 is formed with a film thickness set within the range.
- the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are uniformly scan-irradiated with the continuously oscillated laser light Lh (CW laser).
- CW laser continuously oscillated laser light
- the crystallization of the amorphous silicon film 23 is effectively advanced by reducing a loss due to reflection of the laser light Lh to obtain a high crystallinity film 23 - 1 having a high crystallinity.
- the laser light Lh applied to the amorphous silicon film 23 is effectively reduced as compared with the formation region a (Tr 1 ) by using a reflection loss of the laser light Lh.
- a low crystallinity film 23 - 2 having a low crystallinity is obtained.
- the amorphous silicon film 23 in the formation region a (Tr 2 ) is left as it is as the low crystallinity film 23 - 2 .
- the high reflection material layer 32 is removed by etching, and then the same processes as described above with reference to FIGS. 3C to 3E in the first example are performed to complete the display device 1 .
- the high reflection material layer 32 may be left as it is as a layer forming a part of an etching stopper layer 25 without being removed.
- the formation region a (Tr 1 ) and the formation region a (Tr 2 ) of the amorphous silicon film 23 within one pixel into the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 that are different from each other in crystal state (degree of crystallinity or crystallinity versus non-crystallinity).
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- FIGS. 13A to 13D are sectional views of assistance in explaining characteristic parts of a sixth example of the method of manufacturing the above-described display device 1 .
- a gate electrode 20 is first formed on a substrate 3 , a gate insulating film 21 is formed, and further an amorphous silicon film 23 is formed as a thin semiconductor film.
- a buffer layer pattern 34 for preventing impurity diffusion is formed into a pattern on the amorphous silicon film 23 .
- the buffer layer pattern 34 is formed by patterning a silicon oxide film or a silicon nitride film, for example.
- the buffer layer pattern 34 is formed into such a shape as to expose the formation region a (Tr 1 ) of a driving transistor Tr 1 and cover the formation region a (Tr 2 ) of a switching transistor Tr 2 .
- a buffer layer 36 is formed over the entire surface of the substrate 3 in a state of covering the buffer layer pattern 34 .
- the buffer layer 36 may be the same material film as the buffer layer pattern 34 , and is formed by a silicon oxide film or a silicon nitride film, for example.
- the buffer layer 34 and 36 that is thin in the formation region a (Tr 1 ) of the driving transistor Tr 1 and thick in the formation region a (Tr 2 ) of the switching transistor Tr 2 is formed over the substrate 3 .
- the buffer layer having different thicknesses may also be formed by a method of forming a buffer layer of a uniform film thickness over the entire surface of the substrate 3 and then thinning the buffer layer in the formation region a (Tr 1 ) of the driving transistor Tr 1 by partial etching.
- DLC diamond like carbon
- a laser light Lh having a predetermined wavelength ⁇ is applied from an entire surface over the substrate 3 .
- the formation region a (Tr 1 ) of the driving transistor Tr 1 and the formation region a (Tr 2 ) of the switching transistor Tr 2 are uniformly scan-irradiated with the laser light Lh (CW laser).
- the amorphous silicon film 23 in the formation region a (Tr 2 ) is left as it is as the low crystallinity film 23 - 2 .
- the photothermal conversion layer 38 and the buffer layers 34 and 36 are removed by etching, and then the same processes as described above with reference to FIGS. 3C to 3E in the first example are performed to complete the display device 1 .
- the buffer layers 34 and 36 may be left as they are as a layer forming an etching stopper layer 25 without being removed.
- the formation region a (Tr 1 ) and the formation region a (Tr 2 ) of the amorphous silicon film 23 within one pixel into the high crystallinity film 23 - 1 and the low crystallinity film 23 - 2 that are different from each other in crystal state (degree of crystallinity or crystallinity versus non-crystallinity).
- the display device 1 of FIG. 1 and FIG. 2 having the plurality of thin film transistors Tr 1 and Tr 2 different from each other in channel region crystallinity within one pixel can be obtained.
- the thin film transistors Tr 1 and Tr 2 are of a bottom gate type.
- the thin film transistors Tr 1 and Tr 2 may be of a top gate type.
- the fourth to sixth examples of the manufacturing method are applied in which examples an insulative material is selectively formed into a pattern on a thin semiconductor film forming a channel region, the insulative material layer that becomes unnecessary does not necessarily need to be removed.
- the insulative material layer can be used as a gate insulating film rather than being used as an etching stopper layer in a subsequent process.
- the above-described amorphous silicon film 23 formed by the CVD method may not be completely amorphous and may be the formed film of a microcrystalline film.
Landscapes
- Thin Film Transistor (AREA)
- Recrystallisation Techniques (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006215212A JP5034360B2 (en) | 2006-08-08 | 2006-08-08 | Manufacturing method of display device |
| JP2006-215212 | 2006-08-08 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20080035926A1 US20080035926A1 (en) | 2008-02-14 |
| US8460986B2 true US8460986B2 (en) | 2013-06-11 |
Family
ID=39049812
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/833,565 Expired - Fee Related US8460986B2 (en) | 2006-08-08 | 2007-08-03 | Method for manufacturing a display device |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8460986B2 (en) |
| JP (1) | JP5034360B2 (en) |
| CN (1) | CN101123260B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130115726A1 (en) * | 2011-11-07 | 2013-05-09 | Samsung Mobile Display Co., Ltd. | Crystallization apparatus, crystallization method, organic light-emitting display apparatus and method of manufacturing organic light-emitting display apparatus |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009212219A (en) * | 2008-03-03 | 2009-09-17 | Casio Comput Co Ltd | El display panel and transistor array panel |
| JP2009272577A (en) * | 2008-05-12 | 2009-11-19 | Sony Corp | Thin film transistor, method of manufacturing thin film transistor, and display device |
| KR101116093B1 (en) * | 2009-06-26 | 2012-02-21 | 가시오게산키 가부시키가이샤 | Semiconductor device and fabrication method thereof and display device |
| JP5564879B2 (en) * | 2009-10-01 | 2014-08-06 | 三菱電機株式会社 | Method for crystallizing amorphous semiconductor film, thin film transistor, semiconductor device, display device, and manufacturing method thereof |
| WO2013172965A1 (en) * | 2012-05-14 | 2013-11-21 | The Trustees Of Columbia University In The City Of New York | Advanced excimer laser annealing for thin films |
| US9646831B2 (en) | 2009-11-03 | 2017-05-09 | The Trustees Of Columbia University In The City Of New York | Advanced excimer laser annealing for thin films |
| KR101601780B1 (en) * | 2009-12-28 | 2016-03-21 | 엘지디스플레이 주식회사 | Method of indirect thermal crystallization and fabricating the array substrate using the same |
| JPWO2011161715A1 (en) * | 2010-06-21 | 2013-08-19 | パナソニック株式会社 | THIN FILM TRANSISTOR ARRAY DEVICE, ORGANIC EL DISPLAY DEVICE, AND METHOD FOR MANUFACTURING THIN FILM TRANSISTOR ARRAY DEVICE |
| JP5443588B2 (en) * | 2010-06-22 | 2014-03-19 | パナソニック株式会社 | Light emitting display device and manufacturing method thereof |
| JP5691285B2 (en) * | 2010-08-05 | 2015-04-01 | 三菱電機株式会社 | Manufacturing method of display device |
| CN103003928A (en) * | 2011-06-02 | 2013-03-27 | 松下电器产业株式会社 | Thin film semiconductor device manufacturing method, thin film semiconductor array substrate manufacturing method, crystal silicon thin film forming method, and crystal silicon thin film forming device |
| US11640191B2 (en) | 2018-02-14 | 2023-05-02 | Sony Semiconductor Solutions Corporation | Display device and electronic apparatus |
| CN108364963A (en) * | 2018-04-03 | 2018-08-03 | 京东方科技集团股份有限公司 | A kind of array substrate and preparation method thereof, display panel and display device |
| KR102026823B1 (en) * | 2019-01-28 | 2019-10-01 | 삼성디스플레이 주식회사 | Method for manufacturing poly-crystallation silicon layer, method for manufacturing orgainc light emitting display apparatus comprising the same, and organic light emitting display apparatus manufactured by the same |
| CN110739316A (en) * | 2019-10-29 | 2020-01-31 | 合肥维信诺科技有限公司 | Array substrate, display panel and manufacturing method of array substrate |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS642088A (en) | 1987-06-24 | 1989-01-06 | Nec Corp | Active matrix liquid crystal display device and its production |
| JPH08293464A (en) | 1995-04-20 | 1996-11-05 | Sharp Corp | Method for manufacturing semiconductor substrate and semiconductor device |
| JPH10270696A (en) | 1997-03-24 | 1998-10-09 | Sony Corp | Method for manufacturing semiconductor device |
| JP2000315652A (en) | 1999-04-30 | 2000-11-14 | Sony Corp | Semiconductor thin film crystallization method and laser irradiation apparatus |
| JP2001044133A (en) | 1999-08-02 | 2001-02-16 | Sharp Corp | Laser irradiation method and semiconductor device manufacturing method |
| US20010028060A1 (en) * | 2000-01-11 | 2001-10-11 | Shunpei Yamazaki | Semiconductor display device |
| JP2002132184A (en) | 2000-10-20 | 2002-05-09 | Sanyo Electric Co Ltd | Electroluminescence display device and its manufacturing method |
| JP2002231955A (en) | 2001-02-01 | 2002-08-16 | Hitachi Ltd | Display device and method of manufacturing the same |
| US20030075733A1 (en) * | 2001-09-10 | 2003-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing a semiconductor device |
| JP2003241688A (en) | 2002-02-18 | 2003-08-29 | Matsushita Electric Ind Co Ltd | Display device |
| JP2003255856A (en) | 2002-02-26 | 2003-09-10 | Internatl Business Mach Corp <Ibm> | Display device, drive circuit, amorphous silicon thin film transistor, and OLED drive method |
| JP2003257859A (en) | 2001-09-25 | 2003-09-12 | Sharp Corp | Crystalline semiconductor film and method for forming the same, and semiconductor device and method for manufacturing the same |
| US20040142544A1 (en) * | 2002-04-15 | 2004-07-22 | Yoshinobu Kimura | Semiconductor device including semiconductor thin films having different crystallinity, substrate of the same, and manufacturing method of the same, and liquid crystal display amd manufacturing method of the same |
| JP2005101553A (en) | 2003-08-27 | 2005-04-14 | Semiconductor Energy Lab Co Ltd | Method for manufacturing semiconductor device |
| JP2005158943A (en) | 2003-11-25 | 2005-06-16 | Sharp Corp | Manufacturing method of semiconductor film |
-
2006
- 2006-08-08 JP JP2006215212A patent/JP5034360B2/en not_active Expired - Fee Related
-
2007
- 2007-08-03 US US11/833,565 patent/US8460986B2/en not_active Expired - Fee Related
- 2007-08-08 CN CN200710138494XA patent/CN101123260B/en not_active Expired - Fee Related
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS642088A (en) | 1987-06-24 | 1989-01-06 | Nec Corp | Active matrix liquid crystal display device and its production |
| JPH08293464A (en) | 1995-04-20 | 1996-11-05 | Sharp Corp | Method for manufacturing semiconductor substrate and semiconductor device |
| JPH10270696A (en) | 1997-03-24 | 1998-10-09 | Sony Corp | Method for manufacturing semiconductor device |
| JP2000315652A (en) | 1999-04-30 | 2000-11-14 | Sony Corp | Semiconductor thin film crystallization method and laser irradiation apparatus |
| JP2001044133A (en) | 1999-08-02 | 2001-02-16 | Sharp Corp | Laser irradiation method and semiconductor device manufacturing method |
| US20010028060A1 (en) * | 2000-01-11 | 2001-10-11 | Shunpei Yamazaki | Semiconductor display device |
| JP2002132184A (en) | 2000-10-20 | 2002-05-09 | Sanyo Electric Co Ltd | Electroluminescence display device and its manufacturing method |
| JP2002231955A (en) | 2001-02-01 | 2002-08-16 | Hitachi Ltd | Display device and method of manufacturing the same |
| US20030075733A1 (en) * | 2001-09-10 | 2003-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing a semiconductor device |
| JP2003257859A (en) | 2001-09-25 | 2003-09-12 | Sharp Corp | Crystalline semiconductor film and method for forming the same, and semiconductor device and method for manufacturing the same |
| JP2003241688A (en) | 2002-02-18 | 2003-08-29 | Matsushita Electric Ind Co Ltd | Display device |
| JP2003255856A (en) | 2002-02-26 | 2003-09-10 | Internatl Business Mach Corp <Ibm> | Display device, drive circuit, amorphous silicon thin film transistor, and OLED drive method |
| US20040142544A1 (en) * | 2002-04-15 | 2004-07-22 | Yoshinobu Kimura | Semiconductor device including semiconductor thin films having different crystallinity, substrate of the same, and manufacturing method of the same, and liquid crystal display amd manufacturing method of the same |
| JP2005101553A (en) | 2003-08-27 | 2005-04-14 | Semiconductor Energy Lab Co Ltd | Method for manufacturing semiconductor device |
| JP2005158943A (en) | 2003-11-25 | 2005-06-16 | Sharp Corp | Manufacturing method of semiconductor film |
Non-Patent Citations (1)
| Title |
|---|
| Japanese Office Action issued on Jan. 17, 2012 in connection with counterpart JP Application No. 2006-215212. |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130115726A1 (en) * | 2011-11-07 | 2013-05-09 | Samsung Mobile Display Co., Ltd. | Crystallization apparatus, crystallization method, organic light-emitting display apparatus and method of manufacturing organic light-emitting display apparatus |
| US9099390B2 (en) * | 2011-11-07 | 2015-08-04 | Samsung Display Co., Ltd. | Crystallization apparatus, crystallization method, organic light-emitting display apparatus and method of manufacturing organic light-emitting display apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5034360B2 (en) | 2012-09-26 |
| CN101123260A (en) | 2008-02-13 |
| US20080035926A1 (en) | 2008-02-14 |
| CN101123260B (en) | 2010-08-11 |
| JP2008040192A (en) | 2008-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8460986B2 (en) | Method for manufacturing a display device | |
| US6621103B2 (en) | Semiconductor device and active matrix type display | |
| JP4989415B2 (en) | Organic electroluminescence display | |
| CN109585456B (en) | Active matrix substrates, liquid crystal display devices, organic EL display devices | |
| KR102526352B1 (en) | Thin film transistor and display panel using the same | |
| US7812895B2 (en) | Thin film transistor (TFT) array panel with TFTs having varying leakage currents | |
| US20020024048A1 (en) | Semiconductor integrated circuit and fabrication method thereof | |
| JP5485517B2 (en) | Display device and manufacturing method thereof | |
| US20230061983A1 (en) | Display apparatus having an oxide semiconductor | |
| US20140361276A1 (en) | Thin film transistor and active matrix organic light emitting diode assembly and method for manufacturing the same | |
| US8278661B2 (en) | Thin film transistor, display device including the same, and method for manufacturing the same | |
| US8378946B2 (en) | Display device | |
| US20090206421A1 (en) | Organic light emitting display and manufacturing method thereof | |
| JP2007035964A (en) | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE | |
| US11437455B2 (en) | Display device and method of manufacturing the same | |
| US20050225253A1 (en) | Display device and manufacturing method of the same | |
| US20050062047A1 (en) | Transistor substrate, display device, and method of manufacturing transistor substrate and display device | |
| JP2007333808A (en) | Active matrix display device | |
| US20060157711A1 (en) | Thin film transistor array panel | |
| US20100102322A1 (en) | Display device and method of manufacturing the same | |
| US11630333B2 (en) | Display panel and display device with blocking metal wire in control unit | |
| JP2005340822A (en) | Thin film transistor substrate, method of manufacturing thin film transistor substrate, and flat panel display device | |
| US20060154422A1 (en) | Driving transistor and organic light emitting diode display having the same | |
| US7291862B2 (en) | Thin film transistor substrate and production method thereof | |
| JP2008085091A (en) | Thin film transistor manufacturing method, thin film transistor, and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOYOTA, MOTOHIRO;ARAI, TOSHIAKI;REEL/FRAME:019652/0790;SIGNING DATES FROM 20070725 TO 20070731 Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOYOTA, MOTOHIRO;ARAI, TOSHIAKI;SIGNING DATES FROM 20070725 TO 20070731;REEL/FRAME:019652/0790 |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20250611 |