US8296586B2 - Electronic device having efficient power supply capability - Google Patents

Electronic device having efficient power supply capability Download PDF

Info

Publication number
US8296586B2
US8296586B2 US11/961,908 US96190807A US8296586B2 US 8296586 B2 US8296586 B2 US 8296586B2 US 96190807 A US96190807 A US 96190807A US 8296586 B2 US8296586 B2 US 8296586B2
Authority
US
United States
Prior art keywords
setting
electronic device
power
switch
disabled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/961,908
Other versions
US20080307239A1 (en
Inventor
Hideki Watanabe
Katsuhiro Uchida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dynabook Inc
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UCHIDA, KATSUHIRO, WATANABE, HIDEKI
Publication of US20080307239A1 publication Critical patent/US20080307239A1/en
Application granted granted Critical
Publication of US8296586B2 publication Critical patent/US8296586B2/en
Assigned to Toshiba Client Solutions CO., LTD. reassignment Toshiba Client Solutions CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KABUSHIKI KAISHA TOSHIBA
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • Field one embodiment of the invention relates to an electronic device and a power supply method.
  • PCI peripheral component interconnect
  • the electronic device is a personal computer (PC) equipped with a mini PCI device; and has an I/O bridge for outputting quiescent information as to whether or not the PC is in a quiescent state and a register for holding information about whether or not auxiliary power is supplied to the mini PCI device.
  • PC personal computer
  • the electronic device of JP-A-2002-351585 When the PC is in a quiescent state and when the information held in the register is set so as not to supply auxiliary power, the electronic device of JP-A-2002-351585 does not supply auxiliary power to the mini PCI device. Hence, the power that is consumed by the PC in a quiescent state can be reduced.
  • auxiliary power is not supplied to the mini PCI card when the electronic device is in a quiescent state.
  • auxiliary power is supplied even when the mini PCI card is not used. Therefore, when an unused mini PCI device is provided in the electronic device, a problem of unwanted power consumption arises.
  • FIG. 1 is a schematic view showing a PC which serves as an electronic device of an embodiment of the present invention
  • FIG. 2 is a schematic view showing the configuration of the PC of the embodiment of the present invention.
  • FIG. 3 is a schematic view showing transmission of signals in the PC of the embodiment of the present invention.
  • FIGS. 4A and 4B are tables showing correspondences between control and operation of the PC of the embodiment of the present invention.
  • FIGS. 5A and 5B are schematic views showing a BIOS setup screen of the PC of the embodiment of the present invention.
  • FIG. 6 is a flowchart showing operation of the PC of the embodiment of the present invention.
  • an electronic device includes: a switch which switches between connection and disconnection of a sideband signal transmitted by a device attached to the electronic device; a power switch circuit which switches between supply and interrupt of power to the device; a nonvolatile memory which holds a setting; and a control section which controls the switch and the power switch circuit based on the setting.
  • an electronic device includes: a switch which switches between connection and disconnection of a sideband signal transmitted by a device attached to the electronic device; a power switch circuit which switches supply and interrupt of power to the device; a nonvolatile memory which holds a setting; and a control section which controls the switch and the power switch circuit based on the setting at power-on of the electronic device.
  • a power supply method includes: reading setting held in nonvolatile memory; disabling communication between an I/O controller hub and the device when the setting is a setting for disabling the device; disconnecting a sideband signal of the device; and interrupting a power supply to the device.
  • FIG. 1 is a schematic view showing a PC which serves as electronic device of an embodiment of the present invention.
  • a PC 1 includes an upper housing 2 having a display section 20 formed from an liquid-crystal display (LCD) and a lower housing 3 for accommodating devices, such as a central processing unit (CPU) and an hard disc drive (HDD).
  • the upper housing 2 and the lower housing 3 are rotatably connected together by means of a hinge section 4 .
  • the lower housing 3 has a Mini PCI Express slot 30 which allows insertion and electrical connection of a device card complying with the Mini PCI Express; a power switch 31 for turning on the power of the PC 1 ; a keyboard 32 which allows inputting of characters, such as alphanumerics and symbols; and a track pad 33 a by way of which a cursor, or the like, appearing on the display section 20 is operated and an Enter switch 33 b .
  • LAN wireless local area network
  • FIG. 2 is a schematic diagram showing the configuration of the PC of the embodiment of the present invention.
  • the PC 1 includes an memory controller hub (MCH) 50 for primarily establishing a connection between memory and the central processing unit (CPU); an input/output controller hub (ICH) 51 which connected to the MCH 50 by means of a dedicated bus and which establishes a connection with a PCIe or a universal serial bus (USB); a CPU 52 for controlling individual sections; memory 53 which assists processing performed by the CPU 52 by means of temporarily storing information; a graphics processing unit (GPU) 54 for primarily processing information about images; and an liquid-crystal display (LCD) 55 serving as the display section 20 .
  • MCH memory controller hub
  • ICH input/output controller hub
  • ICH input/output controller hub
  • CPU 52 for controlling individual sections
  • memory 53 which assists processing performed by the CPU 52 by means of temporarily storing information
  • GPU graphics processing unit
  • LCD liquid-crystal display
  • the PC 1 further includes nonvolatile memory 56 for retaining a BIOS 56 A; an embedded controller/keyboard controller (EC/KBC) 57 for controlling inputting of a built-in system which primarily controls the BIOS and inputting of the keyboard; a wireless LAST card 58 which is connected to the ICH 51 by means of the PCIe standards, to thus establish communication; a power switch circuit 59 for controlling power supplied to individual sections; a system power circuit 60 which generates a voltage to be taken as main power and auxiliary power and supplies power to the individual sections; and a clock generator 61 which generates a clock signal, thereby synchronizing the individual sections.
  • the clock generator 61 is connected to individual sections which require a clock signal, and transmits a clock signal in response to a clock request.
  • FIG. 3 is a schematic diagram showing transmission of signals in the PC of the embodiment of the present invention.
  • the wireless LAN card 58 includes a RESET # 58 a signal line which resets the wireless LAN card 58 upon receipt of a reset request from a logic circuit 63 ; an Rx 58 b signal line for receiving information from the ICH 51 ; a Tx 58 c signal line for transmitting information to the ICH 51 ; a WAKE# 58 d terminal for transmitting a wakeup request to the ICH 51 ; and a CLKRQ# 58 e transmitting a clock request to the clock generator 61 .
  • the WAKE# 58 d and the CLKRQ# 58 e are called sideband signals in correspondence with the Rx 58 b and the Tx 58 c signal lies which are main signal lines.
  • the wireless LAN card 58 synchronizes operation upon receipt of a clock signal from the clock generator 61 .
  • the wireless LAN card 58 is connected to the power switch circuit 59 and supplied with power.
  • the ICH 51 has a REST# 51 a signal line for transmitting a reset request to the logic circuit 63 ; a PCIe function 51 A signal line having an Rx 51 C signal line for receiving information from the Tx 51 b and the Tx 58 signal lines which transmit information to the Rx 51 b signal line of the wireless LAN card 58 ; and a WAKE# 51 d signal line for receiving, from the WAKE# 58 d signal line of the wireless LAN card 58 , a wakeup request.
  • the clock generator 61 has a CLKRQ# 61 a signal line for receiving a clock signal which is a sideband signal from the CLKRQ# 58 e of the wireless LAN card 58 , and a CLK 61 b signal line for transmitting a clock signal to the wireless LAN card 58 .
  • the EC/KBC 57 has a signal control line 57 a which transmits a control signal used for controlling activation/deactivation of the switch 62 and which transmits a signal as a reset signal to the logic circuit 63 ; and a power control line 57 b which transmits a signal to the power switch circuit 59 and which controls a power supply to the wireless LAN card 58 .
  • the EC/KBC 57 transmits a command to the PCIe function 51 A of the ICH 51 , thereby switching the communication with the wireless LAN card 58 between an enable state and a disable state.
  • the switch 62 controls connection or disconnection of a wakeup request signal and a clock request signal which serve as sideband signals transmitted from the wireless LAN card 58 . Disconnection or connection of the signals is switched by a control signal transmitted from a signal control line 57 a of the EC/KBC 57 . When the signal control line 57 a is L, the sideband signal is disconnected. When the signal control line 57 a is H, the sideband signal is connected.
  • the logic circuit 63 transmits a reset signal from the RESET# 51 a of the ICH 51 to the RESET# 58 a of the wireless LAN card 58 .
  • the signal control line 57 a is H, the reset request is not transmitted.
  • FIGS. 4A and 4B show tables representing correspondences between control and operation of the PC of the embodiment of the present invention.
  • FIG. 4A is a table showing correspondences between the state of the power control line 57 b shown in FIG. 3 and a power supply state of the wireless LAN card 58 .
  • the power control line 57 b is L
  • the power switch circuit 59 supplies power to the wireless LAN card 58 .
  • the power switch circuit 59 shuts off power to the wireless LAN card 58 .
  • FIG. 4B is a table showing correspondences between the state of the signal control line 57 a shown in FIG. 3 , operation of the switch 62 , and operation of the logic circuit 63 .
  • the switch 62 is turned off, thereby interrupting sideband signals communicated among the Rx 58 b and Tx 58 c signal lines of the wireless LAN card 58 , the Tx 51 b and Rx 51 c signal lines of the ICH 51 b .
  • the logic circuit 63 transmits, to the REST# 58 a of the wireless LAN card 58 , a reset request transmitted by the RESET# 51 a of the ICH 51 .
  • the switch 62 When the signal control line 57 a is H, the switch 62 is turned on, there is connected the sideband signals communicated among the Tx 58 b and Tx 58 c signal lines of the wireless LAN card 58 and the Tx 51 b and Tx 51 c signal lines of the ICH 51 .
  • the logic circuit 63 does not transmit, to the RESET# 58 a of the wireless LAN card 58 , the reset request transmitted by the RESET# 51 a of the ICH 51 .
  • the wireless LAN card 58 when the power control line 57 b is L and when the signal control line 57 a is H, the wireless LAN card 58 operates normally.
  • the power control line 57 b is H and when the signal control line 57 a is L, power to the wireless LAN card 58 is shut off, whereupon the sideband signals are interrupted and the reset request becomes enabled. Specifically, the wireless LAN card 58 is reset, to thus become separated from surrounding individual sections and electrically disconnected.
  • FIGS. 5A and 5B are schematic diagrams showing a BIOS setup screen of a PC of the embodiment of the present invention.
  • a BIOS setup screen 560 appearing on the display section 20 is made up of version information 561 showing version information about a BIOS conforming to an ACPI (Advanced Configuration and Power Interface); memory capacity 562 showing the size of the memory 53 set in the PC 1 ; a date setting 563 for setting a date of an internal clock of the PC 1 ; a password setting 564 for setting a password of the user and a password of an administrator; an HDD setting 565 for setting the name and security of an HDD (not shown) incorporated in the PC 1 ; a priority setting 566 for setting the degree of priority of a medium which is the source of startup and the degree of priority of an HDD which is the source of startup; a processing setting 567 for setting dispersion processing of a CPU, power consumption of a CPU, a function for automatically switching power consumption and a frequency of a CPU; an execute disable bit function, virtualization technology, automatic power-on, battery consumption, a beep sound, a diagnosis mode, a
  • the BIOS setup screen 570 appearing on the display section 20 includes version information 571 showing version information about a BIOS complying with an ACPI (Advanced Configuration and Power Interface); a device setting 572 for setting a device to be initialized by the BIOS at power on; a power management setting 573 for setting a battery save mode, an ASPM of the PCIe, and an enhanced C state; a hard disk setting 574 for displaying a destination to which an HDD is to be connected and a connection mode of the HDD; a PCI setting 575 for displaying an interrupt level of the PCI bus; a security setting 576 for setting a TPM; a display setting 577 for setting a display and a display function which are to be displayed; a pointing device setting 578 for setting whether or not the track pad 33 a is used; a USB setting 579 for setting legacy emulation of a USB keyboard, a USB mouse, and a USB Floppy (Registered Trademark); an LAN setting 580
  • the present embodiment describes a case where the “Wireless LAN” of the LAN setting 580 is set to “Disabled”; namely, where the wireless LAN card 58 is set to be disabled.
  • the PC 1 When started in a BIOS setup mode, the PC 1 displays, on the display section 20 , the BIOS setup screens 560 and 570 shown in FIGS. 5A and 5B .
  • the wireless LAN card 58 When the wireless LAN card 58 is not used, the user operates the keyboard 32 in accordance with the operation guide 581 , to thus set the “Wireless LAN” of the LAN setting 580 to “Disabled,” thereby bringing the wireless LAN card 58 into a disable state.
  • the PC 1 is activated by means of depression of the power switch 31 , whereupon the system power circuit 60 and the power switch circuit 59 starts supplying power to individual sections.
  • the EC/KBC 57 reads settings of the BIOS 56 A. After having performed operation, which will be described below by reference FIG. 6 , the EC/KBC 57 initiates an OS (unillustrated Operating System) stored in the HDD.
  • OS unillustrated Operating System
  • FIG. 6 is a flowchart showing operation of the PC of the embodiment of the present invention.
  • the power switch 59 and the system power circuit 60 supply power to the individual sections (S 1 ).
  • the EC/KBC 57 reads the BIOS 56 A retained in the nonvolatile memory 56 , to thus ascertain the LAN setting 580 (S 2 ).
  • the EC/KBC 57 transmits a command to the ICH 51 , thereby setting the PCIe function 51 A to the “Disabled” and disabling communication with the Tx 51 b , Rx 51 c and Rx 58 b , Tx 58 c (S 4 ).
  • the signal control line 58 a is brought into an L state, thereby turning off the switch 62 and bringing the reset request RESET# 51 a into an enabled state (S 5 ).
  • the power control line 57 b is brought into an H state, thereby interrupting the power supply from the power switch circuit 59 to the wireless LAN card 58 (S 6 ). Connection and power of the wireless LAN card 58 are disabled, to thus start the OS (S 7 ).
  • the EC/KBC 57 When the “Wireless LAN” of the LAN setting 580 is “Enabled” (No in S 3 ), the EC/KBC 57 establishes connection of the wireless LAN card 58 as in normal times, to thus turn on power and activate the OS (S 7 ).
  • the OS is started by means of electrical disconnection of the wireless LAN card 58 , and hence a power saving effect is enhanced when compared with a case where the wireless LAN card 58 remaining connected is brought into a D 3 state (a standstill state) defined by the ACPI. Specifically, power of the order of about 50 mW is curtailed.
  • the embodiment is not limited solely to the wireless LAN card 58 but can also be applied to a PCIe device connected by means of PCIe standards as well as a device connected to the Mini PCI Express slot 30 . Similar effects can be yielded.
  • the configuration, connection mode, control method, and BIOS setting items of the PC 1 provided in the present embodiment are mere examples and can be modified without departing from the gist of the present invention.
  • the embodiment may also be practiced by means of controlling the power switch circuit 59 , the switch 62 , and the logic circuit 63 on an OS scale or an application scale instead of controlling the BIOS 56 A.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)

Abstract

According to one embodiment, an electronic device includes: a switch which switches between connection and disconnection of a sideband signal transmitted by a device attached to the electronic device; a power switch circuit which switches between supply and interrupt of power to the device; a nonvolatile memory which holds a setting; and a control section which controls the switch and the power switch circuit based on the setting.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2007-151992, filed Jun. 7, 2007, the entire contents of which are incorporated herein by reference.
BACKGROUND
1. Field one embodiment of the invention relates to an electronic device and a power supply method.
2. Description of the Related Art
An electronic device, which shuts off auxiliary power supplied to a mini peripheral component interconnect (PCI) card in a quiescent state, is disclosed by, for example, JP-A-2002-351585.
The electronic device is a personal computer (PC) equipped with a mini PCI device; and has an I/O bridge for outputting quiescent information as to whether or not the PC is in a quiescent state and a register for holding information about whether or not auxiliary power is supplied to the mini PCI device.
When the PC is in a quiescent state and when the information held in the register is set so as not to supply auxiliary power, the electronic device of JP-A-2002-351585 does not supply auxiliary power to the mini PCI device. Hence, the power that is consumed by the PC in a quiescent state can be reduced.
However, according to the electronic device, auxiliary power is not supplied to the mini PCI card when the electronic device is in a quiescent state. However, when the electronic device is activated, auxiliary power is supplied even when the mini PCI card is not used. Therefore, when an unused mini PCI device is provided in the electronic device, a problem of unwanted power consumption arises.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
A general architecture that implements the various feature of the invention will now be described with reference to the drawings. The drawings and the associated descriptions are provided to illustrate embodiments of the invention and not to limit the scope of the invention.
FIG. 1 is a schematic view showing a PC which serves as an electronic device of an embodiment of the present invention;
FIG. 2 is a schematic view showing the configuration of the PC of the embodiment of the present invention;
FIG. 3 is a schematic view showing transmission of signals in the PC of the embodiment of the present invention;
FIGS. 4A and 4B are tables showing correspondences between control and operation of the PC of the embodiment of the present invention;
FIGS. 5A and 5B are schematic views showing a BIOS setup screen of the PC of the embodiment of the present invention; and
FIG. 6 is a flowchart showing operation of the PC of the embodiment of the present invention.
 DETAILED DESCRIPTION
Various embodiments according to the invention will be described hereinafter with reference to the accompanying drawings. In general, according to one embodiment of the invention, an electronic device includes: a switch which switches between connection and disconnection of a sideband signal transmitted by a device attached to the electronic device; a power switch circuit which switches between supply and interrupt of power to the device; a nonvolatile memory which holds a setting; and a control section which controls the switch and the power switch circuit based on the setting. Further, according to another embodiment of the invention, an electronic device includes: a switch which switches between connection and disconnection of a sideband signal transmitted by a device attached to the electronic device; a power switch circuit which switches supply and interrupt of power to the device; a nonvolatile memory which holds a setting; and a control section which controls the switch and the power switch circuit based on the setting at power-on of the electronic device. Further, according to another embodiment of the invention, a power supply method includes: reading setting held in nonvolatile memory; disabling communication between an I/O controller hub and the device when the setting is a setting for disabling the device; disconnecting a sideband signal of the device; and interrupting a power supply to the device.
An embodiment of the present invention is described in detail hereunder by reference to the drawings.
FIG. 1 is a schematic view showing a PC which serves as electronic device of an embodiment of the present invention.
A PC 1 includes an upper housing 2 having a display section 20 formed from an liquid-crystal display (LCD) and a lower housing 3 for accommodating devices, such as a central processing unit (CPU) and an hard disc drive (HDD). The upper housing 2 and the lower housing 3 are rotatably connected together by means of a hinge section 4. The lower housing 3 has a Mini PCI Express slot 30 which allows insertion and electrical connection of a device card complying with the Mini PCI Express; a power switch 31 for turning on the power of the PC 1; a keyboard 32 which allows inputting of characters, such as alphanumerics and symbols; and a track pad 33 a by way of which a cursor, or the like, appearing on the display section 20 is operated and an Enter switch 33 b. Further, a wireless local area network (LAN) card 58 to be connected in accordance with PCI Expression (hereinafter abbreviated as “PCIe”) standards is provided in the lower housing 3.
FIG. 2 is a schematic diagram showing the configuration of the PC of the embodiment of the present invention.
The PC 1 includes an memory controller hub (MCH) 50 for primarily establishing a connection between memory and the central processing unit (CPU); an input/output controller hub (ICH) 51 which connected to the MCH 50 by means of a dedicated bus and which establishes a connection with a PCIe or a universal serial bus (USB); a CPU 52 for controlling individual sections; memory 53 which assists processing performed by the CPU 52 by means of temporarily storing information; a graphics processing unit (GPU) 54 for primarily processing information about images; and an liquid-crystal display (LCD) 55 serving as the display section 20. The PC 1 further includes nonvolatile memory 56 for retaining a BIOS 56A; an embedded controller/keyboard controller (EC/KBC) 57 for controlling inputting of a built-in system which primarily controls the BIOS and inputting of the keyboard; a wireless LAST card 58 which is connected to the ICH 51 by means of the PCIe standards, to thus establish communication; a power switch circuit 59 for controlling power supplied to individual sections; a system power circuit 60 which generates a voltage to be taken as main power and auxiliary power and supplies power to the individual sections; and a clock generator 61 which generates a clock signal, thereby synchronizing the individual sections. The clock generator 61 is connected to individual sections which require a clock signal, and transmits a clock signal in response to a clock request.
FIG. 3 is a schematic diagram showing transmission of signals in the PC of the embodiment of the present invention.
The wireless LAN card 58 includes a RESET #58 a signal line which resets the wireless LAN card 58 upon receipt of a reset request from a logic circuit 63; an Rx58 b signal line for receiving information from the ICH 51; a Tx58 c signal line for transmitting information to the ICH 51; a WAKE# 58 d terminal for transmitting a wakeup request to the ICH 51; and a CLKRQ# 58 e transmitting a clock request to the clock generator 61. The WAKE# 58 d and the CLKRQ# 58 e are called sideband signals in correspondence with the Rx58 b and the Tx58 c signal lies which are main signal lines.
The wireless LAN card 58 synchronizes operation upon receipt of a clock signal from the clock generator 61. The wireless LAN card 58 is connected to the power switch circuit 59 and supplied with power.
The ICH 51 has a REST#51 a signal line for transmitting a reset request to the logic circuit 63; a PCIe function 51A signal line having an Rx51C signal line for receiving information from the Tx51 b and the Tx58 signal lines which transmit information to the Rx51 b signal line of the wireless LAN card 58; and a WAKE# 51 d signal line for receiving, from the WAKE# 58 d signal line of the wireless LAN card 58, a wakeup request.
The clock generator 61 has a CLKRQ# 61 a signal line for receiving a clock signal which is a sideband signal from the CLKRQ# 58 e of the wireless LAN card 58, and a CLK61 b signal line for transmitting a clock signal to the wireless LAN card 58.
The EC/KBC 57 has a signal control line 57 a which transmits a control signal used for controlling activation/deactivation of the switch 62 and which transmits a signal as a reset signal to the logic circuit 63; and a power control line 57 b which transmits a signal to the power switch circuit 59 and which controls a power supply to the wireless LAN card 58. Over an unillustrated signal line, the EC/KBC 57 transmits a command to the PCIe function 51A of the ICH 51, thereby switching the communication with the wireless LAN card 58 between an enable state and a disable state.
When the power control line 57 b is in a Low level (hereinafter abbreviated as “L”), power is supplied to the wireless LAN card 58. When the power control line 57 b is in a High level (hereinafter abbreviated as “H”), power to the wireless LAN card 58 is shut off.
The switch 62 controls connection or disconnection of a wakeup request signal and a clock request signal which serve as sideband signals transmitted from the wireless LAN card 58. Disconnection or connection of the signals is switched by a control signal transmitted from a signal control line 57 a of the EC/KBC 57. When the signal control line 57 a is L, the sideband signal is disconnected. When the signal control line 57 a is H, the sideband signal is connected.
When the signal control line 57 a is L, the logic circuit 63 transmits a reset signal from the RESET#51 a of the ICH 51 to the RESET#58 a of the wireless LAN card 58. When the signal control line 57 a is H, the reset request is not transmitted.
FIGS. 4A and 4B show tables representing correspondences between control and operation of the PC of the embodiment of the present invention.
FIG. 4A is a table showing correspondences between the state of the power control line 57 b shown in FIG. 3 and a power supply state of the wireless LAN card 58. When the power control line 57 b is L, the power switch circuit 59 supplies power to the wireless LAN card 58. When the power control line 57 b is H, the power switch circuit 59 shuts off power to the wireless LAN card 58.
FIG. 4B is a table showing correspondences between the state of the signal control line 57 a shown in FIG. 3, operation of the switch 62, and operation of the logic circuit 63. When the signal control line 57 a is L, the switch 62 is turned off, thereby interrupting sideband signals communicated among the Rx58 b and Tx58 c signal lines of the wireless LAN card 58, the Tx51 b and Rx51 c signal lines of the ICH 51 b. Moreover, the logic circuit 63 transmits, to the REST#58 a of the wireless LAN card 58, a reset request transmitted by the RESET#51 a of the ICH 51.
When the signal control line 57 a is H, the switch 62 is turned on, there is connected the sideband signals communicated among the Tx58 b and Tx58 c signal lines of the wireless LAN card 58 and the Tx51 b and Tx51 c signal lines of the ICH 51. The logic circuit 63 does not transmit, to the RESET#58 a of the wireless LAN card 58, the reset request transmitted by the RESET#51 a of the ICH 51.
In summary, when the power control line 57 b is L and when the signal control line 57 a is H, the wireless LAN card 58 operates normally. When the power control line 57 b is H and when the signal control line 57 a is L, power to the wireless LAN card 58 is shut off, whereupon the sideband signals are interrupted and the reset request becomes enabled. Specifically, the wireless LAN card 58 is reset, to thus become separated from surrounding individual sections and electrically disconnected.
FIGS. 5A and 5B are schematic diagrams showing a BIOS setup screen of a PC of the embodiment of the present invention.
As shown in FIG. 5A, a BIOS setup screen 560 appearing on the display section 20 is made up of version information 561 showing version information about a BIOS conforming to an ACPI (Advanced Configuration and Power Interface); memory capacity 562 showing the size of the memory 53 set in the PC 1; a date setting 563 for setting a date of an internal clock of the PC 1; a password setting 564 for setting a password of the user and a password of an administrator; an HDD setting 565 for setting the name and security of an HDD (not shown) incorporated in the PC 1; a priority setting 566 for setting the degree of priority of a medium which is the source of startup and the degree of priority of an HDD which is the source of startup; a processing setting 567 for setting dispersion processing of a CPU, power consumption of a CPU, a function for automatically switching power consumption and a frequency of a CPU; an execute disable bit function, virtualization technology, automatic power-on, battery consumption, a beep sound, a diagnosis mode, a power supply to a USB device in a sleep mode, and a language employed at power-on; and an operation guide 568 for operating BIOS setup by way of the keyboard 32.
As shown in FIG. 5B, the BIOS setup screen 570 appearing on the display section 20 includes version information 571 showing version information about a BIOS complying with an ACPI (Advanced Configuration and Power Interface); a device setting 572 for setting a device to be initialized by the BIOS at power on; a power management setting 573 for setting a battery save mode, an ASPM of the PCIe, and an enhanced C state; a hard disk setting 574 for displaying a destination to which an HDD is to be connected and a connection mode of the HDD; a PCI setting 575 for displaying an interrupt level of the PCI bus; a security setting 576 for setting a TPM; a display setting 577 for setting a display and a display function which are to be displayed; a pointing device setting 578 for setting whether or not the track pad 33 a is used; a USB setting 579 for setting legacy emulation of a USB keyboard, a USB mouse, and a USB Floppy (Registered Trademark); an LAN setting 580 for setting use or nonuse of a built-in LAN card and the set wireless LAN card 58; and an operation guide 581 for use in operating BIOS setup by way of the keyboard 32.
The present embodiment describes a case where the “Wireless LAN” of the LAN setting 580 is set to “Disabled”; namely, where the wireless LAN card 58 is set to be disabled.
Operation of the PC of the embodiment of the present invention will be described hereunder by reference to the drawings.
When started in a BIOS setup mode, the PC 1 displays, on the display section 20, the BIOS setup screens 560 and 570 shown in FIGS. 5A and 5B. When the wireless LAN card 58 is not used, the user operates the keyboard 32 in accordance with the operation guide 581, to thus set the “Wireless LAN” of the LAN setting 580 to “Disabled,” thereby bringing the wireless LAN card 58 into a disable state.
The PC 1 is activated by means of depression of the power switch 31, whereupon the system power circuit 60 and the power switch circuit 59 starts supplying power to individual sections. First, the EC/KBC 57 reads settings of the BIOS 56A. After having performed operation, which will be described below by reference FIG. 6, the EC/KBC 57 initiates an OS (unillustrated Operating System) stored in the HDD.
FIG. 6 is a flowchart showing operation of the PC of the embodiment of the present invention.
First, when the power switch 31 is depressed, the power switch 59 and the system power circuit 60 supply power to the individual sections (S1). Next, the EC/KBC 57 reads the BIOS 56A retained in the nonvolatile memory 56, to thus ascertain the LAN setting 580 (S2).
When the “Wireless LAN” of the LAN setting 580 is “Disabled” (Yes in S3), the EC/KBC 57 transmits a command to the ICH 51, thereby setting the PCIe function 51A to the “Disabled” and disabling communication with the Tx51 b, Rx51 c and Rx58 b, Tx58 c (S4). Next, the signal control line 58 a is brought into an L state, thereby turning off the switch 62 and bringing the reset request RESET#51 a into an enabled state (S5). Next, the power control line 57 b is brought into an H state, thereby interrupting the power supply from the power switch circuit 59 to the wireless LAN card 58 (S6). Connection and power of the wireless LAN card 58 are disabled, to thus start the OS (S7).
When the “Wireless LAN” of the LAN setting 580 is “Enabled” (No in S3), the EC/KBC 57 establishes connection of the wireless LAN card 58 as in normal times, to thus turn on power and activate the OS (S7).
According to the above-mentioned embodiment, the sideband signals of the wireless LAN card 58 connected by means of the PCIe standards according to the setting of the BIOS 56A, thereby disconnecting power to the wireless LAN card 58. The OS is started by means of electrical disconnection of the wireless LAN card 58, and hence a power saving effect is enhanced when compared with a case where the wireless LAN card 58 remaining connected is brought into a D3 state (a standstill state) defined by the ACPI. Specifically, power of the order of about 50 mW is curtailed.
The embodiment is not limited solely to the wireless LAN card 58 but can also be applied to a PCIe device connected by means of PCIe standards as well as a device connected to the Mini PCI Express slot 30. Similar effects can be yielded.
The configuration, connection mode, control method, and BIOS setting items of the PC 1 provided in the present embodiment are mere examples and can be modified without departing from the gist of the present invention. For instance, the embodiment may also be practiced by means of controlling the power switch circuit 59, the switch 62, and the logic circuit 63 on an OS scale or an application scale instead of controlling the BIOS 56A.
While certain embodiments of the inventions have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims (9)

1. An electronic device comprising:
a first switch which switches between connection and disconnection of a signal line for receiving a sideband signal transmitted from a device attached to the electronic device;
a second switch which switches supply and interrupt of power to the device independently from other components in the electronic device;
a nonvolatile memory which holds a setting, the setting indicating whether the device is to be enabled or disabled; and
a control section which controls the first switch and the second switch based on the setting at power-on of the electronic device, wherein, when the setting indicates that the device is to be disabled, the control section causes the second switch to interrupt power to the device.
2. The electronic device according to claim 1, wherein when the setting indicates that the device is to be disabled, the control section causes the first switch to disconnect the signal line for receiving the sideband signal transmitted from the device.
3. The electronic device according to claim 1, wherein the setting is a setting of a basic input/output system.
4. The electronic device according to claim 1, wherein the device is attached to the electronic device in conformance with PCI Express standards and the first switch disconnects the sideband signal in conformance with PCI Express standards.
5. The electronic device according to claim 1, further comprising:
a logic circuit which switches between permitting and inhibiting transmission of a reset signal to the device, wherein the control section causes the logic circuit to inhibit transmission of the reset signal to the device when the setting indicates that the connected device is disabled.
6. A method for powering on an electronic device that includes a connected device, the method comprising:
providing, by a switch, connection and disconnection of a signal line for receiving a sideband signal transmitted to the electronic device;
supplying power to the electronic device by a power switch;
reading a setting held in nonvolatile memory responsive to the supplying power, the
setting indicating whether the connected device is enabled or disabled; and
controlling the switch and the power switch based on the setting, the controlling includes interrupting, by the power switch, a power supply exclusively to the connected device when the setting indicates that the connected device is disabled while other devices within the electronic device are continued to be supplied power.
7. The power supply method according to claim 6, wherein the setting is a setting of a basic input/output system.
8. The power supply method according to claim 6, further comprising disconnecting a sideband signal transmitted from the connected device to the electronic device when the setting indicates that the connected device is disabled.
9. The power supply method according to claim 8, wherein the connected device is a PCI Express device and the disconnecting the sideband signal is performed based on PCI Express standards.
US11/961,908 2007-06-07 2007-12-20 Electronic device having efficient power supply capability Active 2030-08-13 US8296586B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2007151992 2007-06-07
JP2007-151992 2007-06-07
JP2007151992A JP2008305195A (en) 2007-06-07 2007-06-07 Electronic apparatus and power supply method

Publications (2)

Publication Number Publication Date
US20080307239A1 US20080307239A1 (en) 2008-12-11
US8296586B2 true US8296586B2 (en) 2012-10-23

Family

ID=40096972

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/961,908 Active 2030-08-13 US8296586B2 (en) 2007-06-07 2007-12-20 Electronic device having efficient power supply capability

Country Status (2)

Country Link
US (1) US8296586B2 (en)
JP (1) JP2008305195A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130106186A1 (en) * 2011-10-28 2013-05-02 Kyocera Document Solutions Inc. Electronic device

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200928664A (en) * 2007-12-27 2009-07-01 Asustek Comp Inc Computer system and power-saving method thereof
BRPI0909605A2 (en) * 2008-05-26 2018-05-22 Koninl Philips Electronics Nv "Method for switching from a multimedia source and a multimedia terminal from an operational mode to a standby mode, multimedia source and multimedia terminal"
CN101714110A (en) * 2008-10-06 2010-05-26 鸿富锦精密工业（深圳）有限公司 Computer mainboard and startup power on self detection method thereof
US8578190B2 (en) 2009-04-28 2013-11-05 Kabushiki Kaisha Toshiba Information processor configured to charge external devices
US8255725B2 (en) 2009-04-28 2012-08-28 Kabushiki Kaisha Toshiba Information processing apparatus and power-saving control method
US20110060923A1 (en) * 2009-09-05 2011-03-10 Hoffer Cary J Port Power Control
JP4846862B2 (en) * 2010-05-12 2011-12-28 株式会社東芝 Information processing apparatus and power saving control method
US8407504B2 (en) 2010-06-30 2013-03-26 Intel Corporation Systems and methods for implementing reduced power states
JP5092002B2 (en) * 2010-09-30 2012-12-05 株式会社東芝 Information processing device
TWI482012B (en) * 2013-07-01 2015-04-21 Wistron Corp Computer and waking method thereof
CN109189203B (en) * 2018-08-15 2021-07-30 英业达科技有限公司 Server power saving system and power saving method thereof
US11347496B2 (en) * 2020-09-04 2022-05-31 Paypal, Inc. Driver update via sideband processor

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5983354A (en) * 1997-12-03 1999-11-09 Intel Corporation Method and apparatus for indication when a bus master is communicating with memory
JP2002149291A (en) 2000-11-15 2002-05-24 Matsushita Electric Ind Co Ltd Method for initializing device and information processing apparatus allowing device to be set to save power
JP2002183076A (en) 2000-12-11 2002-06-28 Toshiba Corp Information processor and method for starting the same
US6448672B1 (en) * 2000-02-29 2002-09-10 3Com Corporation Intelligent power supply control for electronic systems requiring multiple voltages
JP2002259069A (en) 2001-02-27 2002-09-13 Ricoh Co Ltd Optical information recording/reproducing device
JP2002351585A (en) 2001-05-22 2002-12-06 Internatl Business Mach Corp <Ibm> Computer system, power feeding device and power feeding method of computer system
US20030009614A1 (en) 2001-07-09 2003-01-09 International Business Machines Corporation Method for selecting an expansion device in a computer unit, a circuit board, and a computer
US20040210793A1 (en) * 2003-04-21 2004-10-21 International Business Machines Corporation Method and apparatus for recovery of partitions in a logical partitioned data processing system
JP2005099927A (en) 2003-09-22 2005-04-14 Murata Mach Ltd Computer system, electronic apparatus and device-bus interconnection circuit
JP2006211500A (en) 2005-01-31 2006-08-10 Seiko Epson Corp Image forming system
US20070104302A1 (en) * 2005-11-09 2007-05-10 Henrion Carson D Method and apparatus for reducing synchronizer shadow
US7254727B2 (en) * 2003-03-13 2007-08-07 Lenovo Singapore Pte Ltd Information processor with suppressed cache coherence in low power mode

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5983354A (en) * 1997-12-03 1999-11-09 Intel Corporation Method and apparatus for indication when a bus master is communicating with memory
US6448672B1 (en) * 2000-02-29 2002-09-10 3Com Corporation Intelligent power supply control for electronic systems requiring multiple voltages
JP2002149291A (en) 2000-11-15 2002-05-24 Matsushita Electric Ind Co Ltd Method for initializing device and information processing apparatus allowing device to be set to save power
JP2002183076A (en) 2000-12-11 2002-06-28 Toshiba Corp Information processor and method for starting the same
JP2002259069A (en) 2001-02-27 2002-09-13 Ricoh Co Ltd Optical information recording/reproducing device
JP2002351585A (en) 2001-05-22 2002-12-06 Internatl Business Mach Corp <Ibm> Computer system, power feeding device and power feeding method of computer system
US20030009614A1 (en) 2001-07-09 2003-01-09 International Business Machines Corporation Method for selecting an expansion device in a computer unit, a circuit board, and a computer
JP2003044422A (en) 2001-07-09 2003-02-14 Internatl Business Mach Corp <Ibm> Computer device, circuit board, and selecting method for extension device of computer
US7254727B2 (en) * 2003-03-13 2007-08-07 Lenovo Singapore Pte Ltd Information processor with suppressed cache coherence in low power mode
US20040210793A1 (en) * 2003-04-21 2004-10-21 International Business Machines Corporation Method and apparatus for recovery of partitions in a logical partitioned data processing system
JP2005099927A (en) 2003-09-22 2005-04-14 Murata Mach Ltd Computer system, electronic apparatus and device-bus interconnection circuit
JP2006211500A (en) 2005-01-31 2006-08-10 Seiko Epson Corp Image forming system
US20070104302A1 (en) * 2005-11-09 2007-05-10 Henrion Carson D Method and apparatus for reducing synchronizer shadow

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Japanese Patent Application No. 2007-151992, Decision of Refusal, mailed Dec. 6, 2011, (with English Translation).
Japanese Patent Application No. 2007-151992, Notice of Reason for Refusal, mailed Apr. 12, 2011, (English Translation).

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130106186A1 (en) * 2011-10-28 2013-05-02 Kyocera Document Solutions Inc. Electronic device
US9170538B2 (en) * 2011-10-28 2015-10-27 Kyocera Document Solutions Inc. Electronic device

Also Published As

Publication number Publication date
US20080307239A1 (en) 2008-12-11
JP2008305195A (en) 2008-12-18

Similar Documents

Publication Publication Date Title
US8296586B2 (en) Electronic device having efficient power supply capability
US8255725B2 (en) Information processing apparatus and power-saving control method
JP5208363B2 (en) System and method for controlling a graphics controller
US8745417B2 (en) Computer system and notebook computer, and method for controlling computer system
TW470876B (en) Launch key, low power CD-ROM player for portable computers
CN102778943B (en) Condition control method, device and portable terminal device
US6460106B1 (en) Bus bridge for hot docking in a portable computer system
US8880914B2 (en) Information processing apparatus and judging method
EP2267575B1 (en) Electronic device for reducing power consumption of computer motherboard and motherboard thereof
KR101330212B1 (en) Control device of electric power for monitor and computer system and the method thereof
JP2010108423A (en) Information processor
JP2004038295A (en) Information processor and power supply control method
US9696779B2 (en) Integrated circuit, electronic device and operation method thereof
WO2010124607A1 (en) Control device, main board and computer
US8619068B2 (en) Electronic apparatus, display panel control device and display panel control method
JP3789792B2 (en) Portable computer system and control method thereof
JP2009151242A (en) Information processing device and display control method
US20090256917A1 (en) Power control method for use with embedded web camera of notebook computer
US20110131437A1 (en) Information processing device
US20140152598A1 (en) Portable electronic system and touch function controlling method thereof
JPH11194847A (en) Computer system and initialization controller
US8526276B2 (en) Optical disk drive capable of reducing power consumption
WO2011088753A1 (en) Method for managing power supply of display and display
CN103970253A (en) Power-saving operation method and electronic device
JP5747509B2 (en) Image forming apparatus and image forming system

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WATANABE, HIDEKI;UCHIDA, KATSUHIRO;REEL/FRAME:020283/0693

Effective date: 20071217

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: TOSHIBA CLIENT SOLUTIONS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:048991/0183

Effective date: 20181126

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12