US8253459B2 - Frequency adjusting apparatus and DLL circuit including the same - Google Patents

Frequency adjusting apparatus and DLL circuit including the same Download PDF

Info

Publication number
US8253459B2
US8253459B2 US13/083,247 US201113083247A US8253459B2 US 8253459 B2 US8253459 B2 US 8253459B2 US 201113083247 A US201113083247 A US 201113083247A US 8253459 B2 US8253459 B2 US 8253459B2
Authority
US
United States
Prior art keywords
clock signal
frequency
delay
control signal
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/083,247
Other versions
US20110181328A1 (en
Inventor
Kwang Jun Cho
Jun Hyun Chun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mimirip LLC
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020070056965A external-priority patent/KR100902049B1/en
Priority claimed from KR1020070089885A external-priority patent/KR100911191B1/en
Priority to US13/083,247 priority Critical patent/US8253459B2/en
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, KWANG JUN, CHUN, JUN HYUN
Publication of US20110181328A1 publication Critical patent/US20110181328A1/en
Publication of US8253459B2 publication Critical patent/US8253459B2/en
Application granted granted Critical
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: HYNIX-SEMICONDUCTOR INC.
Assigned to MIMIRIP LLC reassignment MIMIRIP LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SK Hynix Inc.
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Assignors: HYNIX SEMICONDUCTOR INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input

Definitions

  • the embodiments described herein relate to semiconductor integrated circuits and, in particular, to a frequency adjusting apparatus that can reduce electromagnetic interference and a DLL circuit including the same.
  • a DLL (delay locked loop) circuit provided in a conventional semiconductor integrated circuit is used to provide an internal clock signal having a phase that leads the phase of a reference clock signal obtained by buffering an external clock signal by a predetermined amount of time.
  • an internal clock signal used in the semiconductor integrated circuit is delayed by a clock signal buffer and a transmission line, a phase difference between the external clock signal and the internal clock signal occurs, which increases the data access time to output data.
  • the DLL circuit is used to solve this problem.
  • a conventional DLL circuit controls the phase of the internal clock signal to lead the phase of the external clock signal by a predetermined amount of time to widen such an effective data output period.
  • electromagnetic interference EMI
  • the electromagnetic interference remarkably occurs when each clock signal or each signal has a prescribed, accurate frequency; however, to date, there is no technology that can solve such a problem.
  • a frequency adjusting apparatus that reduces electromagnetic interference in a semiconductor integrated circuit, and a DLL circuit including the same are described herein.
  • a frequency adjusting apparatus includes a frequency control signal generating unit that generates a mufti-bit frequency control signal, which is changed in level bit by bit, in response to a reference clock signal, and a frequency adjusting unit that adjusts the frequency of the reference clock signal in response to the mufti-bit frequency control signal.
  • a frequency adjusting apparatus includes a frequency control signal generating unit that divides the frequency of a reference clock signal by a plurality of division ratios, thereby generating a mufti-bit frequency control signal, and a frequency adjusting unit that adjusts the frequency of the reference clock signal in response to the multi-bit frequency control signal.
  • a frequency adjusting method includes dividing a frequency of a reference clock signal by a predetermined ratio, thereby generating a divided clock signal, cyclically changing the logical value of a multi-bit frequency control signal in response to the divided clock signal, and applying, to the reference clock signal, a delay time corresponding to the logical value of the multi-bit frequency control signal.
  • a DLL circuit includes a frequency adjusting apparatus that cyclically increases or decreases the frequency of a reference clock signal, thereby generating a frequency-adjusted clock signal, a delay apparatus that delays the frequency-adjusted clock signal in response to a delay control signal, thereby generating a delayed clock signal, a delay compensating apparatus that applies a delay time, which is obtained by modeling a delay amount on an output path of the delayed clock signal, to the delayed clock signal, thereby generating a feedback clock signal, a phase comparing apparatus that compares the phase of the reference clock signal with the phase of the feedback clock signal, thereby generating a phase comparison signal, and a delay control apparatus that generates the delay control signal in response to the phase comparison signal.
  • FIG. 1 is a block diagram showing a DLL circuit according to one embodiment
  • FIG. 2 is a diagram showing a first example of a frequency adjusting apparatus that can be included in the circuit shown in FIG. 1 ;
  • FIG. 3 is a diagram showing the detailed configuration of a clock signal dividing unit that can be included in the apparatus shown in FIG. 2 ;
  • FIG. 4 is a diagram showing the detailed configuration of a frequency control signal generating unit that can be included in the apparatus shown in FIG. 2 ;
  • FIG. 5 is a waveform chart of a frequency control signal that is output from the frequency control signal generating unit shown in FIG. 4 ;
  • FIG. 6 is a diagram showing the detailed configuration of a frequency adjusting unit that can be included in the apparatus shown in FIG. 2 ;
  • FIG. 7 is a diagram showing a second example of a frequency adjusting apparatus that can be included in the circuit shown in FIG. 1 ;
  • FIG. 8 is a diagram showing the detailed configuration of a frequency control signal generating unit that can be included in the apparatus shown in FIG. 7 ;
  • FIG. 9 is a waveform chart of a frequency control signal that is output from the frequency control signal generating unit shown in FIG. 8 ;
  • FIG. 10 is a diagram showing the detailed configuration of a frequency adjusting unit that can be included in the apparatus shown in FIG. 7 ;
  • FIGS. 11A , 11 B, and 12 are diagrams illustrating the operation of a DLL circuit according to the embodiments of FIGS. 1-10 .
  • FIG. 1 is a diagram illustrating an example DLL circuit 11 configured in accordance with one embodiment.
  • the DLL circuit 11 can include a clock signal input buffer 10 , a frequency adjusting apparatus 20 , a delay apparatus 30 , a clock signal driver 40 , a delay compensating apparatus 50 , a phase comparing apparatus 60 , and a delay control apparatus 70 .
  • the clock signal input buffer 10 can be configured to buffer an external clock signal ‘clk_ext’ and to generate a reference clock signal ‘clk_ref’.
  • the frequency adjusting apparatus 20 can be configured to cyclically increase or decrease the frequency of the reference clock signal ‘clk_ref’ to generate a frequency-adjusted clock signal ‘clk_adf’.
  • the delay apparatus 30 can be configured to delay the frequency-adjusted clock signal ‘clk_adf’ in response to a delay control signal ‘dlcnt’ to generate a delayed clock signal ‘clk_dly’.
  • the clock signal driver 40 can be configured to drive the delayed clock signal ‘clk_dly’ to generate an output clock signal ‘clk_out’.
  • the delay compensating apparatus 50 can be configured to model delay values of delay elements on an output path of the delayed clock signal ‘clk_dly’ to a data output buffer, and apply a corresponding delay to the delayed clock signal ‘clk_dly’, to thereby generate the feedback clock signal ‘clk_fb’.
  • the phase comparing apparatus 60 can be configured to generate a phase comparison signal ‘phcmp’ that includes information about which of the reference clock signal ‘clk_ref’ and the feedback clock signal ‘clk_fb’ has a more advanced phase and transmit the phase comparison signal ‘phcmp’ to the delay control apparatus 70 .
  • the delay control apparatus 70 can be configured to generate the delay control signal ‘dlcnt’ according to the information transmitted along with the phase comparison signal ‘phcmp’ and transmit the generated delay control signal ‘dlcnt’ to the delay apparatus 30 , to thereby control a delay amount, which is applied to the reference clock signal ‘clk_ref’ by the delay apparatus 30 .
  • the frequency adjusting apparatus 20 can be provided. As mentioned, the frequency adjusting apparatus 20 can be configured to cyclically increase or decrease the frequency of the reference clock signal ‘clk_ref’. With the operation of the frequency adjusting apparatus 20 , the electromagnetic interference in the delay apparatus 30 and the DLL circuit 11 can be reduced.
  • FIG. 2 is a diagram illustrating an example of the frequency adjusting apparatus 20 a in accordance with one embodiment.
  • the frequency adjusting apparatus 20 a can include a clock signal dividing unit 210 a , a frequency control signal generating unit 220 a , and a frequency adjusting unit 230 a.
  • the clock signal dividing unit 210 a can be configured to divide the frequency of the reference clock signal ‘clk_ref’ by a predetermined ratio to generate a divided clock signal ‘clk_div’.
  • the division ratio (for example, divide-by-two, divide-by-four, divide-by-eight, or the like) of the reference clock signal ‘clk_ref’ can be selected based on the requirements of a particular implementation. An optimum time interval to adjust the frequency of the reference clock signal ‘clk_ref’ should be set through a test, and the division ratio of the reference clock signal ‘clk_ref’ should be selected based thereon.
  • the frequency control signal generating unit 220 a can be configured to generate an n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’, which can be changed in level bit by bit at every toggle timing of the divided clock signal ‘clk_div’. That is, the logical value of each bit in the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ can be changed each time the divided clock signal ‘clk_div’ is toggled.
  • the frequency adjusting unit 230 a can be configured to adjust the frequency of the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ to generate the frequency-adjusted clock signal ‘clk_adf’.
  • the frequency adjusting unit 230 a can be configured to delay the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’.
  • the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ can instruct the frequency adjusting unit 230 a to cyclically increase or decrease the delay amount of the reference clock signal ‘clk_ref’, and thus the frequency adjusting unit 230 a can increase or decrease the delay amount of the reference clock signal ‘clk_ref’ according to the change in the logical value of the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’.
  • FIG. 3 is a diagram showing the detailed configuration of the clock signal dividing unit 210 a shown in FIG. 2 .
  • the clock signal dividing unit can be configured to output a clock signal that is generated by dividing-by-two, four, eight, and sixteen the reference clock signal ‘clk_ref’ as the divided clock signal ‘clk_div’.
  • the division ratio and the number of clock signals to be generated by division are not limited to those shown in drawings.
  • the clock signal dividing unit 210 a can include a divided clock signal generating section 212 a and a switching section 214 a.
  • the divided clock signal generating section 212 a can be configured to generate a divided-by-two clock signal ‘clk_div 2 ’, a divided-by-four clock signal ‘clk_div 4 ’, a divided-by-eight clock signal ‘clk_div 8 ’, and a divided-by-sixteen ‘clk_div 16 ’ from the reference clock signal ‘clk_ref’ in response to a first reset signal ‘rst 1 ’.
  • the divided clock signal generating section 212 a can include a first divider DIV 1 , a second divider DIV 2 , a third divider DIV 3 , and a fourth divider DIV 4 .
  • the first divider DIV 1 can be configured to divide-by-two the reference clock signal ‘clk_ref’ in response to the first reset signal ‘rst 1 ’ to generate the divided-by-two clock signal ‘clk_div 2 ’.
  • the second divider DIV 2 can be configured to divide-by-two the divided-by-two clock signal ‘clk_div 2 ’ in response to the first reset signal ‘rst 1 ’ to generate the divided-by-four clock signal ‘clk_div 4 ’.
  • the third divider DIV 3 can be configured to divide-by-two the divided-by-four clock signal ‘clk_div 4 ’ in response to the first reset signal ‘rst 1 ’ to generate the divided-by-eight clock signal ‘clk_div 8 ’.
  • the fourth divider DIV 4 can be configured to divide-by-two the divided-by-eight clock signal ‘clk_div 8 ’ in response to the first reset signal ‘rst 1 ’ to generate the divided-by-sixteen clock signal ‘clk_div 16 ’.
  • the switching section 214 a can be configured to select one of the reference clock signal ‘clk_ref’, the divided-by-two clock signal ‘clk_div 2 ’, the divided-by-four clock signal ‘clk_div 4 ’, the divided-by-eight clock signal ‘clk_div 8 ’, and the divided-by-sixteen clock signal ‘clk_div 16 ’ in response to a selection signal ‘sel’, and output the selected clock signal as the divided clock signal ‘clk_div’.
  • the selection signal ‘sel’ can, e.g., be implemented by a test signal during a test operation. In addition, if the test operation ends, the selection signal ‘sel’ can, e.g., be implemented by a signal whose level is artificially fixed by a mode register or a fuse circuit. Further, the switching section 214 a can be implemented by a multiplexer (MUX) circuit, which is controlled according to the selection signal ‘sel’.
  • MUX multiplexer
  • FIG. 4 is a diagram showing the detailed configuration of the frequency control signal generating unit 220 a shown in FIG. 2 .
  • the frequency control signal is implemented by a 6-bit signal, but it will be understood that the embodiments described herein are not necessarily so limited
  • the frequency control signal generating unit 220 a can include a shift section 222 a and an inverting section 224 a.
  • the shift section 222 a can be configured to shift an inverted feedback signal ‘ivfdb’ and five bits ‘fqcnt ⁇ 1 : 5 >’ of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ in response to a second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and to adjust the logical value of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’.
  • the shift section 222 a can include first to sixth flip-flops FF 1 to FF 6 .
  • the first flip-flop FF 1 can be configured to latch the inverted feedback signal ‘ivfdb’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and to generate a first frequency control signal ‘fqcnt ⁇ 1 >’.
  • the second flip-flop FF 2 can be configured to latch the first frequency control signal ‘fqcnt ⁇ 1 >’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and generate a second frequency control signal ‘fqcnt ⁇ 2 >’.
  • the third flip-flop FF 3 can be configured to latch the second frequency control signal ‘fqcnt ⁇ 2 >’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and generate a third frequency control signal ‘fqcnt ⁇ 3 >’.
  • the fourth flip-flop FF 4 can be configured to latch the third frequency control signal ‘fqcnt ⁇ 3 >’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and generate a fourth frequency control signal ‘fqcnt ⁇ 4 >’.
  • the fifth flip-flop FF 5 can be configured to latch the fourth frequency control signal ‘fqcnt ⁇ 4 >’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and generate a fifth frequency control signal ‘fqcnt ⁇ 5 >’.
  • the sixth flip-flop FF 6 can be configured to latch the fifth frequency control signal ‘fqcnt ⁇ 5 >’ in response to the second reset signal ‘rst 2 ’ and the divided clock signal ‘clk_div’, and generate a sixth frequency control signal ‘fqcnt ⁇ 6 >’.
  • the inverting section 224 a can be configured to invert the sixth bit of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’, that is, the sixth frequency control signal ‘fqcnt ⁇ 6 >’, and output the inverted bit as the inverted feedback signal ‘ivfdb’.
  • the inverting section 224 a can include a first inverter IV 1 that can be configured to invert the sixth frequency control signal ‘fqcnt ⁇ 6 >’ and output the inverted feedback signal ‘ivfdb’.
  • the inverted feedback signal ‘ivfdb’ is at a high level.
  • each of the first to sixth flip-flops FF 1 to FF 6 of the shift section 222 a shifts the inverted feedback signal ‘ivfdb’, which is at a high level, bit by bit in synchronization with the toggle timing of the divided clock signal ‘clk_div’. Accordingly, the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ can be changed in level bit by bit.
  • the change in the level of the frequency control signal ‘fqcnt ⁇ 1 : 6 >’ is shown in FIG. 5 .
  • the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ can be changed in level bit by bit from a low level to a high level at every toggle timing of the divided clock signal ‘clk_div’.
  • the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ can be changed in level bit by bit again from a high level to a low level. That is, the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ can be changed in logical value bit by bit at every toggle timing of the divided clock signal ‘clk_div’. In this way, the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ is cyclically changed in level.
  • FIG. 6 is a diagram showing the detailed configuration of the frequency adjusting unit 230 a shown in FIG. 2 .
  • the frequency adjusting unit operates in response to the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’.
  • the frequency adjusting unit 230 a can include a driving section 232 a that can be configured to drive the reference clock signal ‘clk_ref’ to generate the frequency-adjusted clock signal ‘clk_adf’, and a delay section 234 a that can be configured to delay the operation of the driving section 232 a in response to the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’.
  • the driving section 232 a can include a second inverter IV 2 that can be configured to drive the reference clock signal ‘clk_ref’, and a third inverter IV 3 that can be configured to drive an output signal of the second inverter IV 2 to output the frequency-adjusted clock signal ‘clk_adf’.
  • the delay section 234 a can include first to sixth capacitors CAP 1 to CAP 6 .
  • Each of the first to sixth capacitors CAP 1 to CAP 6 can have a first terminal connected between the second inverter IV 2 and the third inverter IV 3 , and a second terminal, to which a corresponding bit of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ is input.
  • the first to third capacitors CAP 1 to CAP 3 can be PMOS-type capacitors, and the fourth to sixth capacitors CAP 4 to CAP 6 can be NMOS-type capacitors; however, the embodiments described herein are not necessarily so limited
  • a delay value of the delay section 234 a can be set as a default value when the bits of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ are all at a low level.
  • a delay operation can be performed by the first to third capacitors CAP 1 to CAP 3 . That is, a delay time provided by the three capacitors can be applied to the frequency-adjusted clock signal ‘clk_adf’.
  • the bits of the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ starts to be changed in level bit by bit, e.g., from low to high
  • the first to third capacitors CAP 1 to CAP 3 of the delay section 234 a can be disabled one by one. If the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ continues to be changed bit by bit to a high level , then after all the first to third capacitors CAP 1 to CAP 3 are disabled, the fourth to sixth capacitors CAP 4 to CAP 6 of the delay section 234 a can be enabled one by one.
  • the first to third capacitors CAP 1 to CAP 3 can be enabled one by one, and the fourth to sixth capacitors CAP 4 to CAP 6 can be disabled one by one. That is, as the 6-bit frequency control signal ‘fqcnt ⁇ 1 : 6 >’ is cyclically changed in level bit by bit, the delay section 234 a cyclically increases or decreases the delay of the reference clock signal ‘clk_ref’, which is driven by the driving section 232 a .
  • the frequency-adjusted clock signal ‘clk_adf’ can be implemented by a clock signal whose frequency cyclically increases or decreases.
  • electromagnetic interference can be reduced, compared with a case where a clock signal having a fixed frequency is used.
  • FIG. 7 is a diagram illustrating a second example of a frequency adjusting apparatus 20 b that can be included in the DLL circuit 11 of FIG. 1 .
  • the frequency adjusting apparatus 20 b can include a frequency control signal generating unit 210 b and a frequency adjusting unit 220 b.
  • the frequency control signal generating unit 210 b can be configured to divide the frequency of the reference clock signal ‘clk_ref’ by a predetermined division ratio to generate an n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’.
  • the logical value of each bit of the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ can be changed in response to the reference clock signal ‘clk_ref’.
  • the frequency adjusting unit 220 b can be configured to adjust the frequency of the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ to generate the frequency-adjusted clock signal ‘clk_adf’.
  • the frequency adjusting unit 220 b can be configured to delay the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’.
  • the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’ can instruct the frequency adjusting unit 220 b to cyclically increase or decrease the delay amount of the reference clock signal ‘clk_ref’, and thus the frequency adjusting unit 220 b can increase or decrease the delay amount of the reference clock signal ‘clk_ref’ according to the change in the logical value of the n-bit frequency control signal ‘fqcnt ⁇ 1 :n>’.
  • FIG. 8 is a diagram showing the detailed configuration of the frequency control signal generating unit 210 b shown in FIG. 7 .
  • the frequency control signal is implemented by a 4-bit signal. But the embodiments described herein are not necessarily so limited.
  • the frequency control signal generating unit 210 b can include a first dividing section 212 b , a second dividing section 214 b , a third dividing section 216 b , and a fourth dividing section 218 b.
  • the first dividing section 212 b can be configured to divide-by-one the reference clock signal ‘clk_ref’ in response to a reset signal ‘rst’ to generate a first frequency control signal ‘fqcnt ⁇ 1 >’.
  • the second dividing section 214 b can be configured to divide-by-two the first frequency control signal ‘fqcnt ⁇ 1 >’ in response to the reset signal ‘rst’ to generate a second frequency control signal ‘fqcnt ⁇ 2 >’.
  • the third dividing section 216 b can be configured to divide-by-two the second frequency control signal ‘fqcnt ⁇ 2 > in response to the reset signal ‘rst’ to generate a third frequency control signal ‘fqcnt ⁇ 3 >’.
  • the fourth dividing section 218 b can be configured to divide-by-two the third frequency control signal ‘fqcnt ⁇ 3 >’ in response to the reset signal ‘rst’ to generate a fourth frequency control signal ‘fqcnt ⁇ 4 >’
  • the first frequency control signal ‘fqcnt ⁇ 1 >’ has the same frequency as the reference clock signal ‘clk_ref’
  • the second frequency control signal ‘fqcnt ⁇ 2 >’ has 1 ⁇ 2 the frequency of the reference clock signal ‘clk_ref’
  • the third frequency control signal ‘fqcnt ⁇ 3 >’ has 1 ⁇ 4 of the frequency of the reference clock signal ‘clk_ref’
  • the fourth frequency control signal ‘fqcnt ⁇ 4 >’ has 1 ⁇ 8 of the frequency of the reference clock signal ‘clk_ref’.
  • the logical value of the 4-bit frequency control signal ‘fqcnt ⁇ 1 : 4 >’ can be changed at every toggle timing of the reference clock signal ‘clk_ref’. That is, on an assumption that the first frequency control signal ‘fqcnt ⁇ 1 >’ is the lowermost binary bit, and the third frequency control signal ‘fqcnt ⁇ 3 >’ is the uppermost binary bit, when the logical value of the 3-bit frequency control signal ‘fqcnt ⁇ 1 : 3 >’ is expressed in decimal, the logical value of the 3-bit frequency control signal ‘fqcnt ⁇ 1 : 3 >’ repeatedly decreases from 7 to 0. Subsequently, the fourth frequency control signal ‘fqcnt ⁇ 4 >’ can be used to control the phase of the 3-bit frequency control signal ‘fqcnt ⁇ 1 : 3 >’.
  • FIG. 10 is a diagram showing the detailed configuration of the frequency adjusting unit 220 b shown in FIG. 7 .
  • the frequency adjusting unit can be configured to operate in response to the 4-bit frequency control signal ‘fqcnt ⁇ 1 : 4 >’.
  • the frequency adjusting unit 220 b can include a switching section 222 b and a delay section 224 b.
  • the switching section 222 b can be configured to selectively invert the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ in response to the fourth frequency control signal ‘fqcnt ⁇ 4 >’ and output the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ or negative first to third frequency control signals ‘/fqcnt ⁇ 1 : 3 >’.
  • the switching section 222 b can include first to sixth pass gates PG 1 to PG 6 , and first to third inverters IV 1 to IV 3 .
  • the first to third pass gates PG 1 to PG 3 can be configured to pass the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’, respectively, when the fourth frequency control signal ‘fqcnt ⁇ 4 >’ is at a high level.
  • the first to third inverters IV 1 to IV 3 can be configured to invert the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ and output the first to third negative frequency control signals ‘/fqcnt ⁇ 1 : 3 >’, respectively.
  • the fourth to sixth pass gates PG 4 to PG 6 can be configured to pass the first to third negative frequency control signals ‘/fqcnt ⁇ 1 : 3 >’, respectively, when the fourth frequency control signal ‘fqcnt ⁇ 4 >’ is at a low level.
  • the delay section 224 b can be configured to delay the reference clock signal ‘clk_ref’ in response to the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ or the first to third negative frequency control signals ‘/fqcnt ⁇ 1 : 3 >’.
  • the delay section 224 b can include fourth and fifth inverters IV 4 and IV 5 , and first to third capacitors CAP 1 to CAP 3 .
  • the fourth inverter IV 4 can receive the reference clock signal ‘clk_ref’.
  • the fifth inverter IV 5 can receive an output signal of the fourth inverter IV 4 and output the frequency-adjusted clock signal ‘clk_adf’.
  • Each of the first to third capacitors CAP 1 to CAP 3 can have a first terminal connected between the fourth inverter IV 4 and the fifth inverter IV 5 , and a second terminal, to which a corresponding one of the first to third frequency control signals ‘/fqcnt ⁇ 1 : 3 >’ or a corresponding one of the first to third negative frequency control signals' /fqcnt ⁇ 1 : 3 > is input.
  • the first to third capacitors CAP 1 to CAP 3 are implemented by PMOS-type capacitors, but even if NMOS-type capacitors are used, the same operation can be performed.
  • the third capacitor CAP 3 can have capacitance two times higher than the second capacitor CAP 2
  • the second capacitor CAP 2 can have capacitance two times higher than the first capacitor CAP 1 .
  • the fourth frequency control signal ‘fqcnt ⁇ 4 >’ when the fourth frequency control signal ‘fqcnt ⁇ 4 >’ is at the high level, the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ are correspondingly input to the first to third capacitors CAP 1 to CAP 3 of the delay section 224 b .
  • the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ are all at a high level, then the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be minimized.
  • the logical values of the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’ can be changed, for example, from 7 to 0 when being expressed in decimal as described above, and as a result, the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be increased.
  • the fourth frequency control signal ‘fqcnt ⁇ 4 >’ can be changed to the low level.
  • the first to third negative frequency control signals ‘/fqcnt ⁇ 1 : 3 >’ are correspondingly input to the first to third capacitors CAP 1 to CAP 3 of the delay section 224 b . Since the logical values of the first to third negative frequency control signals ‘/fqcnt ⁇ 1 : 3 >’ are changed from 0 to 7 in decimal, and as a result, the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be decreased. This is because the first to third capacitors CAP 1 to CAP 3 have a capacitance ratio, similar to the frequency ratio between the first to third frequency control signals ‘fqcnt ⁇ 1 : 3 >’.
  • the frequency-adjusted clock signal ‘clk_adf’ can be implemented by a clock signal whose frequency cyclically increases or decreases.
  • electromagnetic interference can be reduced, compared with a case where a clock signal having a fixed frequency is used.
  • FIG. 11A shows the concentration of a period of the output clock signal ‘clk_out’ in a DLL circuit that does not use the frequency adjusting apparatus according to the embodiments described herein.
  • FIG. 11B shows the concentration of a period of the output clock signal ‘clk_out’ in a DLL circuit that uses the frequency adjusting apparatus according to the embodiments described herein.
  • the rated cycle of the output clock signal ‘clk_out’ is 500 psec.
  • FIG. 11A shows that the period of the output clock signal ‘clk_out’ concentrates on the rated cycle 500 psec
  • FIG. 11B shows that the period of the output clock signal ‘clk_out’ is de-concentrated from the rated cycle 500 psec.
  • the more the clock signal cycle concentrates on the rated cycle, as illustrated in FIG. 11A the more the occurrence of electromagnetic interference.
  • the clock signal cycle is de-concentrated from the rated cycle, as illustrated in FIG. 11B , the occurrence of electromagnetic interference is reduced.
  • FIG. 12 shows an observation result of a jitter characteristic of a clock signal as time lapses.
  • FIG. 12 illustrated that as compared to clock signal in a conventional DLL circuit, a clock signal in a DLL circuit configured as described herein, i.e., a DLL circuit that uses a frequency adjusting apparatus configured as described above, has a large amount of jitter.
  • the frequency adjusting apparatus as described herein and the DLL circuit including the same cyclically increases or decreases the frequency of the reference clock signal, such that the output clock signal does not have an accurate rated cycle. Therefore, the occurrence of electromagnetic interference in the DLL circuit and the semiconductor integrated circuit can be prevented, or at least reduced. As a result, the stable operation of the semiconductor integrated circuit can be supported.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A frequency adjusting apparatus includes a frequency control signal generating unit that generates a multi-bit frequency control signal, which is changed in level bit by bit, in response to a reference clock signal, and a frequency adjusting unit that adjusts the frequency of the reference clock signal in response to the multi-bit frequency control signal.

Description

CROSS-REFERENCE TO RELATED PATENT APPLICATION
This is a divisional application of U.S. patent application Ser. No. 11/966,300 filed Dec. 28, 2007 entitled “Frequency adjusting apparatus and DLL circuit including the same” which claims the benefit under 35 U.S.C 119(a) of Korean Patent Application No. 10-2007-0056965, filed on Jun. 11, 2007, and No. 10-2007-0089885, filed on Sep. 5, 2007, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entirety by reference as if set forth in full.
BACKGROUND
1. Technical Field
The embodiments described herein relate to semiconductor integrated circuits and, in particular, to a frequency adjusting apparatus that can reduce electromagnetic interference and a DLL circuit including the same.
2. Related Art
A DLL (delay locked loop) circuit provided in a conventional semiconductor integrated circuit is used to provide an internal clock signal having a phase that leads the phase of a reference clock signal obtained by buffering an external clock signal by a predetermined amount of time. When an internal clock signal used in the semiconductor integrated circuit is delayed by a clock signal buffer and a transmission line, a phase difference between the external clock signal and the internal clock signal occurs, which increases the data access time to output data. The DLL circuit is used to solve this problem.
A conventional DLL circuit controls the phase of the internal clock signal to lead the phase of the external clock signal by a predetermined amount of time to widen such an effective data output period. In recent years, as a high-speed and highly integrated semiconductor integrated circuits are needed, electromagnetic interference (EMI) is attracting attention as a matter of great importance. The electromagnetic interference remarkably occurs when each clock signal or each signal has a prescribed, accurate frequency; however, to date, there is no technology that can solve such a problem.
SUMMARY
A frequency adjusting apparatus that reduces electromagnetic interference in a semiconductor integrated circuit, and a DLL circuit including the same are described herein.
According to one aspect, a frequency adjusting apparatus includes a frequency control signal generating unit that generates a mufti-bit frequency control signal, which is changed in level bit by bit, in response to a reference clock signal, and a frequency adjusting unit that adjusts the frequency of the reference clock signal in response to the mufti-bit frequency control signal.
According to another aspect, a frequency adjusting apparatus includes a frequency control signal generating unit that divides the frequency of a reference clock signal by a plurality of division ratios, thereby generating a mufti-bit frequency control signal, and a frequency adjusting unit that adjusts the frequency of the reference clock signal in response to the multi-bit frequency control signal.
According to still another aspect, a frequency adjusting method includes dividing a frequency of a reference clock signal by a predetermined ratio, thereby generating a divided clock signal, cyclically changing the logical value of a multi-bit frequency control signal in response to the divided clock signal, and applying, to the reference clock signal, a delay time corresponding to the logical value of the multi-bit frequency control signal.
According to yet another aspect, a DLL circuit includes a frequency adjusting apparatus that cyclically increases or decreases the frequency of a reference clock signal, thereby generating a frequency-adjusted clock signal, a delay apparatus that delays the frequency-adjusted clock signal in response to a delay control signal, thereby generating a delayed clock signal, a delay compensating apparatus that applies a delay time, which is obtained by modeling a delay amount on an output path of the delayed clock signal, to the delayed clock signal, thereby generating a feedback clock signal, a phase comparing apparatus that compares the phase of the reference clock signal with the phase of the feedback clock signal, thereby generating a phase comparison signal, and a delay control apparatus that generates the delay control signal in response to the phase comparison signal.
These and other features, aspects, and embodiments are described below in the section entitled “Detailed Description.”
BRIEF DESCRIPTION OF THE DRAWINGS
Features, aspects, and embodiments are described in conjunction with the attached drawings, in which:
FIG. 1 is a block diagram showing a DLL circuit according to one embodiment;
FIG. 2 is a diagram showing a first example of a frequency adjusting apparatus that can be included in the circuit shown in FIG. 1;
FIG. 3 is a diagram showing the detailed configuration of a clock signal dividing unit that can be included in the apparatus shown in FIG. 2;
FIG. 4 is a diagram showing the detailed configuration of a frequency control signal generating unit that can be included in the apparatus shown in FIG. 2;
FIG. 5 is a waveform chart of a frequency control signal that is output from the frequency control signal generating unit shown in FIG. 4;
FIG. 6 is a diagram showing the detailed configuration of a frequency adjusting unit that can be included in the apparatus shown in FIG. 2;
FIG. 7 is a diagram showing a second example of a frequency adjusting apparatus that can be included in the circuit shown in FIG. 1;
FIG. 8 is a diagram showing the detailed configuration of a frequency control signal generating unit that can be included in the apparatus shown in FIG. 7;
FIG. 9 is a waveform chart of a frequency control signal that is output from the frequency control signal generating unit shown in FIG. 8;
FIG. 10 is a diagram showing the detailed configuration of a frequency adjusting unit that can be included in the apparatus shown in FIG. 7; and
FIGS. 11A, 11B, and 12 are diagrams illustrating the operation of a DLL circuit according to the embodiments of FIGS. 1-10.
 DETAILED DESCRIPTION
FIG. 1 is a diagram illustrating an example DLL circuit 11 configured in accordance with one embodiment. Referring to FIG. 1, the DLL circuit 11 can include a clock signal input buffer 10, a frequency adjusting apparatus 20, a delay apparatus 30, a clock signal driver 40, a delay compensating apparatus 50, a phase comparing apparatus 60, and a delay control apparatus 70.
The clock signal input buffer 10 can be configured to buffer an external clock signal ‘clk_ext’ and to generate a reference clock signal ‘clk_ref’. The frequency adjusting apparatus 20 can be configured to cyclically increase or decrease the frequency of the reference clock signal ‘clk_ref’ to generate a frequency-adjusted clock signal ‘clk_adf’. The delay apparatus 30 can be configured to delay the frequency-adjusted clock signal ‘clk_adf’ in response to a delay control signal ‘dlcnt’ to generate a delayed clock signal ‘clk_dly’. The clock signal driver 40 can be configured to drive the delayed clock signal ‘clk_dly’ to generate an output clock signal ‘clk_out’.
The delay compensating apparatus 50 can be configured to model delay values of delay elements on an output path of the delayed clock signal ‘clk_dly’ to a data output buffer, and apply a corresponding delay to the delayed clock signal ‘clk_dly’, to thereby generate the feedback clock signal ‘clk_fb’. The phase comparing apparatus 60 can be configured to generate a phase comparison signal ‘phcmp’ that includes information about which of the reference clock signal ‘clk_ref’ and the feedback clock signal ‘clk_fb’ has a more advanced phase and transmit the phase comparison signal ‘phcmp’ to the delay control apparatus 70. The delay control apparatus 70 can be configured to generate the delay control signal ‘dlcnt’ according to the information transmitted along with the phase comparison signal ‘phcmp’ and transmit the generated delay control signal ‘dlcnt’ to the delay apparatus 30, to thereby control a delay amount, which is applied to the reference clock signal ‘clk_ref’ by the delay apparatus 30.
If a clock signal that is input to the delay apparatus 30 accurately maintains a prescribed frequency, electromagnetic interference can occur in the delay apparatus 30 and the DLL circuit. The electromagnetic interference leads to an adverse effect, such as signal interference. Thus, the frequency adjusting apparatus 20 can be provided. As mentioned, the frequency adjusting apparatus 20 can be configured to cyclically increase or decrease the frequency of the reference clock signal ‘clk_ref’. With the operation of the frequency adjusting apparatus 20, the electromagnetic interference in the delay apparatus 30 and the DLL circuit 11 can be reduced.
FIG. 2 is a diagram illustrating an example of the frequency adjusting apparatus 20 a in accordance with one embodiment. Referring to FIG. 2, the frequency adjusting apparatus 20 a can include a clock signal dividing unit 210 a, a frequency control signal generating unit 220 a, and a frequency adjusting unit 230 a.
The clock signal dividing unit 210 a can be configured to divide the frequency of the reference clock signal ‘clk_ref’ by a predetermined ratio to generate a divided clock signal ‘clk_div’. The division ratio (for example, divide-by-two, divide-by-four, divide-by-eight, or the like) of the reference clock signal ‘clk_ref’ can be selected based on the requirements of a particular implementation. An optimum time interval to adjust the frequency of the reference clock signal ‘clk_ref’ should be set through a test, and the division ratio of the reference clock signal ‘clk_ref’ should be selected based thereon.
Subsequently, the frequency control signal generating unit 220 a can be configured to generate an n-bit frequency control signal ‘fqcnt<1:n>’, which can be changed in level bit by bit at every toggle timing of the divided clock signal ‘clk_div’. That is, the logical value of each bit in the n-bit frequency control signal ‘fqcnt<1:n>’ can be changed each time the divided clock signal ‘clk_div’ is toggled.
The frequency adjusting unit 230 a can be configured to adjust the frequency of the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt<1:n>’ to generate the frequency-adjusted clock signal ‘clk_adf’. To this end, the frequency adjusting unit 230 a can be configured to delay the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt<1:n>’. That is, the n-bit frequency control signal ‘fqcnt<1:n>’ can instruct the frequency adjusting unit 230 a to cyclically increase or decrease the delay amount of the reference clock signal ‘clk_ref’, and thus the frequency adjusting unit 230 a can increase or decrease the delay amount of the reference clock signal ‘clk_ref’ according to the change in the logical value of the n-bit frequency control signal ‘fqcnt<1:n>’.
FIG. 3 is a diagram showing the detailed configuration of the clock signal dividing unit 210 a shown in FIG. 2. Here, the clock signal dividing unit can be configured to output a clock signal that is generated by dividing-by-two, four, eight, and sixteen the reference clock signal ‘clk_ref’ as the divided clock signal ‘clk_div’. It should be noted that in the clock signal dividing unit 210 a illustrated in FIG. 3, the division ratio and the number of clock signals to be generated by division are not limited to those shown in drawings.
Referring to FIG. 3, the clock signal dividing unit 210 a can include a divided clock signal generating section 212 a and a switching section 214 a.
The divided clock signal generating section 212 a can be configured to generate a divided-by-two clock signal ‘clk_div2’, a divided-by-four clock signal ‘clk_div4’, a divided-by-eight clock signal ‘clk_div8’, and a divided-by-sixteen ‘clk_div16’ from the reference clock signal ‘clk_ref’ in response to a first reset signal ‘rst1’. The divided clock signal generating section 212 a can include a first divider DIV1, a second divider DIV2, a third divider DIV3, and a fourth divider DIV4.
The first divider DIV1 can be configured to divide-by-two the reference clock signal ‘clk_ref’ in response to the first reset signal ‘rst1’ to generate the divided-by-two clock signal ‘clk_div2’. The second divider DIV2 can be configured to divide-by-two the divided-by-two clock signal ‘clk_div2’ in response to the first reset signal ‘rst1’ to generate the divided-by-four clock signal ‘clk_div4’. The third divider DIV3 can be configured to divide-by-two the divided-by-four clock signal ‘clk_div4’ in response to the first reset signal ‘rst1’ to generate the divided-by-eight clock signal ‘clk_div8’. The fourth divider DIV4 can be configured to divide-by-two the divided-by-eight clock signal ‘clk_div8’ in response to the first reset signal ‘rst1’ to generate the divided-by-sixteen clock signal ‘clk_div16’.
The switching section 214 a can be configured to select one of the reference clock signal ‘clk_ref’, the divided-by-two clock signal ‘clk_div2’, the divided-by-four clock signal ‘clk_div4’, the divided-by-eight clock signal ‘clk_div8’, and the divided-by-sixteen clock signal ‘clk_div16’ in response to a selection signal ‘sel’, and output the selected clock signal as the divided clock signal ‘clk_div’.
The selection signal ‘sel’ can, e.g., be implemented by a test signal during a test operation. In addition, if the test operation ends, the selection signal ‘sel’ can, e.g., be implemented by a signal whose level is artificially fixed by a mode register or a fuse circuit. Further, the switching section 214 a can be implemented by a multiplexer (MUX) circuit, which is controlled according to the selection signal ‘sel’.
FIG. 4 is a diagram showing the detailed configuration of the frequency control signal generating unit 220 a shown in FIG. 2. Here, the frequency control signal is implemented by a 6-bit signal, but it will be understood that the embodiments described herein are not necessarily so limited
Referring to FIG. 4, the frequency control signal generating unit 220 a can include a shift section 222 a and an inverting section 224 a.
The shift section 222 a can be configured to shift an inverted feedback signal ‘ivfdb’ and five bits ‘fqcnt<1:5>’ of the 6-bit frequency control signal ‘fqcnt<1:6>’ in response to a second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and to adjust the logical value of the 6-bit frequency control signal ‘fqcnt<1:6>’. The shift section 222 a can include first to sixth flip-flops FF1 to FF6.
The first flip-flop FF1 can be configured to latch the inverted feedback signal ‘ivfdb’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and to generate a first frequency control signal ‘fqcnt<1>’. The second flip-flop FF2 can be configured to latch the first frequency control signal ‘fqcnt<1>’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and generate a second frequency control signal ‘fqcnt<2>’. The third flip-flop FF3 can be configured to latch the second frequency control signal ‘fqcnt<2>’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and generate a third frequency control signal ‘fqcnt<3>’. The fourth flip-flop FF4 can be configured to latch the third frequency control signal ‘fqcnt<3>’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and generate a fourth frequency control signal ‘fqcnt<4>’. The fifth flip-flop FF5 can be configured to latch the fourth frequency control signal ‘fqcnt<4>’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and generate a fifth frequency control signal ‘fqcnt<5>’. The sixth flip-flop FF6 can be configured to latch the fifth frequency control signal ‘fqcnt<5>’ in response to the second reset signal ‘rst2’ and the divided clock signal ‘clk_div’, and generate a sixth frequency control signal ‘fqcnt<6>’.
The inverting section 224 a can be configured to invert the sixth bit of the 6-bit frequency control signal ‘fqcnt<1:6>’, that is, the sixth frequency control signal ‘fqcnt<6>’, and output the inverted bit as the inverted feedback signal ‘ivfdb’. The inverting section 224 a can include a first inverter IV1 that can be configured to invert the sixth frequency control signal ‘fqcnt<6>’ and output the inverted feedback signal ‘ivfdb’.
In an initial state, if it is assumed that the bits of the 6-bit frequency control signal ‘fqcnt<1:6>’ are all at a low level, then the inverted feedback signal ‘ivfdb’ is at a high level. Subsequently, each of the first to sixth flip-flops FF1 to FF6 of the shift section 222 a shifts the inverted feedback signal ‘ivfdb’, which is at a high level, bit by bit in synchronization with the toggle timing of the divided clock signal ‘clk_div’. Accordingly, the 6-bit frequency control signal ‘fqcnt<1:6>’ can be changed in level bit by bit. The change in the level of the frequency control signal ‘fqcnt<1:6>’ is shown in FIG. 5.
Referring to FIG. 5, it can be seen that the 6-bit frequency control signal ‘fqcnt<1:6>’ can be changed in level bit by bit from a low level to a high level at every toggle timing of the divided clock signal ‘clk_div’. After all the levels of the bits of the 6-bit frequency control signal ‘fqcnt<1:6>’ go to a high level, the 6-bit frequency control signal ‘fqcnt<1:6>’ can be changed in level bit by bit again from a high level to a low level. That is, the 6-bit frequency control signal ‘fqcnt<1:6>’ can be changed in logical value bit by bit at every toggle timing of the divided clock signal ‘clk_div’. In this way, the 6-bit frequency control signal ‘fqcnt<1:6>’ is cyclically changed in level.
FIG. 6 is a diagram showing the detailed configuration of the frequency adjusting unit 230 a shown in FIG. 2. Here, the frequency adjusting unit operates in response to the 6-bit frequency control signal ‘fqcnt<1:6>’.
Referring to FIG. 6, the frequency adjusting unit 230 a can include a driving section 232 a that can be configured to drive the reference clock signal ‘clk_ref’ to generate the frequency-adjusted clock signal ‘clk_adf’, and a delay section 234 a that can be configured to delay the operation of the driving section 232 a in response to the 6-bit frequency control signal ‘fqcnt<1:6>’.
The driving section 232 a can include a second inverter IV2 that can be configured to drive the reference clock signal ‘clk_ref’, and a third inverter IV3 that can be configured to drive an output signal of the second inverter IV2 to output the frequency-adjusted clock signal ‘clk_adf’.
The delay section 234 a can include first to sixth capacitors CAP1 to CAP6. Each of the first to sixth capacitors CAP1 to CAP6 can have a first terminal connected between the second inverter IV2 and the third inverter IV3, and a second terminal, to which a corresponding bit of the 6-bit frequency control signal ‘fqcnt<1:6>’ is input.
As shown in FIG. 6, the first to third capacitors CAP1 to CAP3 can be PMOS-type capacitors, and the fourth to sixth capacitors CAP4 to CAP6 can be NMOS-type capacitors; however, the embodiments described herein are not necessarily so limited
In the frequency adjusting unit 230 a having the above-described configuration, a delay value of the delay section 234 a can be set as a default value when the bits of the 6-bit frequency control signal ‘fqcnt<1:6>’ are all at a low level. In this case, a delay operation can be performed by the first to third capacitors CAP1 to CAP3. That is, a delay time provided by the three capacitors can be applied to the frequency-adjusted clock signal ‘clk_adf’.
Next, if the bits of the 6-bit frequency control signal ‘fqcnt<1:6>’ starts to be changed in level bit by bit, e.g., from low to high, the first to third capacitors CAP1 to CAP3 of the delay section 234 a can be disabled one by one. If the 6-bit frequency control signal ‘fqcnt<1:6>’ continues to be changed bit by bit to a high level , then after all the first to third capacitors CAP1 to CAP3 are disabled, the fourth to sixth capacitors CAP4 to CAP6 of the delay section 234 a can be enabled one by one.
Next, if the 6-bit frequency control signal ‘fqcnt<1:6>’ is changed in level bit by bit from high to low, then the first to third capacitors CAP1 to CAP3 can be enabled one by one, and the fourth to sixth capacitors CAP4 to CAP6 can be disabled one by one. That is, as the 6-bit frequency control signal ‘fqcnt<1:6>’ is cyclically changed in level bit by bit, the delay section 234 a cyclically increases or decreases the delay of the reference clock signal ‘clk_ref’, which is driven by the driving section 232 a. Therefore, the frequency-adjusted clock signal ‘clk_adf’ can be implemented by a clock signal whose frequency cyclically increases or decreases. As a result, in the DLL circuit, electromagnetic interference can be reduced, compared with a case where a clock signal having a fixed frequency is used.
FIG. 7 is a diagram illustrating a second example of a frequency adjusting apparatus 20 b that can be included in the DLL circuit 11 of FIG. 1.
As can be seen, the frequency adjusting apparatus 20 b can include a frequency control signal generating unit 210 b and a frequency adjusting unit 220 b.
The frequency control signal generating unit 210 b can be configured to divide the frequency of the reference clock signal ‘clk_ref’ by a predetermined division ratio to generate an n-bit frequency control signal ‘fqcnt<1:n>’. The logical value of each bit of the n-bit frequency control signal ‘fqcnt<1:n>’ can be changed in response to the reference clock signal ‘clk_ref’.
The frequency adjusting unit 220 b can be configured to adjust the frequency of the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt<1:n>’ to generate the frequency-adjusted clock signal ‘clk_adf’. To this end, the frequency adjusting unit 220 b can be configured to delay the reference clock signal ‘clk_ref’ in response to the n-bit frequency control signal ‘fqcnt<1:n>’. That is, the n-bit frequency control signal ‘fqcnt<1:n>’ can instruct the frequency adjusting unit 220 b to cyclically increase or decrease the delay amount of the reference clock signal ‘clk_ref’, and thus the frequency adjusting unit 220 b can increase or decrease the delay amount of the reference clock signal ‘clk_ref’ according to the change in the logical value of the n-bit frequency control signal ‘fqcnt<1:n>’.
FIG. 8 is a diagram showing the detailed configuration of the frequency control signal generating unit 210 b shown in FIG. 7. Here, the frequency control signal is implemented by a 4-bit signal. But the embodiments described herein are not necessarily so limited.
Referring to FIG. 8, the frequency control signal generating unit 210 b can include a first dividing section 212 b, a second dividing section 214 b, a third dividing section 216 b, and a fourth dividing section 218 b.
The first dividing section 212 b can be configured to divide-by-one the reference clock signal ‘clk_ref’ in response to a reset signal ‘rst’ to generate a first frequency control signal ‘fqcnt<1>’. The second dividing section 214 b can be configured to divide-by-two the first frequency control signal ‘fqcnt<1>’ in response to the reset signal ‘rst’ to generate a second frequency control signal ‘fqcnt<2>’. The third dividing section 216 b can be configured to divide-by-two the second frequency control signal ‘fqcnt<2> in response to the reset signal ‘rst’ to generate a third frequency control signal ‘fqcnt<3>’. The fourth dividing section 218 b can be configured to divide-by-two the third frequency control signal ‘fqcnt<3>’ in response to the reset signal ‘rst’ to generate a fourth frequency control signal ‘fqcnt<4>’.
With this configuration, the first frequency control signal ‘fqcnt<1>’ has the same frequency as the reference clock signal ‘clk_ref’, and the second frequency control signal ‘fqcnt<2>’ has ½ the frequency of the reference clock signal ‘clk_ref’. In addition, the third frequency control signal ‘fqcnt<3>’ has ¼ of the frequency of the reference clock signal ‘clk_ref’, and the fourth frequency control signal ‘fqcnt<4>’ has ⅛ of the frequency of the reference clock signal ‘clk_ref’.
Referring to FIG. 9, it can be seen that the logical value of the 4-bit frequency control signal ‘fqcnt<1:4>’ can be changed at every toggle timing of the reference clock signal ‘clk_ref’. That is, on an assumption that the first frequency control signal ‘fqcnt<1>’ is the lowermost binary bit, and the third frequency control signal ‘fqcnt<3>’ is the uppermost binary bit, when the logical value of the 3-bit frequency control signal ‘fqcnt<1:3>’ is expressed in decimal, the logical value of the 3-bit frequency control signal ‘fqcnt<1:3>’ repeatedly decreases from 7 to 0. Subsequently, the fourth frequency control signal ‘fqcnt<4>’ can be used to control the phase of the 3-bit frequency control signal ‘fqcnt<1:3>’.
FIG. 10 is a diagram showing the detailed configuration of the frequency adjusting unit 220 b shown in FIG. 7. Here, the frequency adjusting unit can be configured to operate in response to the 4-bit frequency control signal ‘fqcnt<1:4>’.
Referring to FIG. 10, the frequency adjusting unit 220 b can include a switching section 222 b and a delay section 224 b.
The switching section 222 b can be configured to selectively invert the first to third frequency control signals ‘fqcnt<1:3>’ in response to the fourth frequency control signal ‘fqcnt<4>’ and output the first to third frequency control signals ‘fqcnt<1:3>’ or negative first to third frequency control signals ‘/fqcnt<1:3>’. The switching section 222 b can include first to sixth pass gates PG1 to PG6, and first to third inverters IV1 to IV3.
The first to third pass gates PG1 to PG3 can be configured to pass the first to third frequency control signals ‘fqcnt<1:3>’, respectively, when the fourth frequency control signal ‘fqcnt<4>’ is at a high level. The first to third inverters IV1 to IV3 can be configured to invert the first to third frequency control signals ‘fqcnt<1:3>’ and output the first to third negative frequency control signals ‘/fqcnt<1:3>’, respectively. The fourth to sixth pass gates PG4 to PG6 can be configured to pass the first to third negative frequency control signals ‘/fqcnt<1:3>’, respectively, when the fourth frequency control signal ‘fqcnt<4>’ is at a low level.
The delay section 224 b can be configured to delay the reference clock signal ‘clk_ref’ in response to the first to third frequency control signals ‘fqcnt<1:3>’ or the first to third negative frequency control signals ‘/fqcnt<1:3>’. The delay section 224 b can include fourth and fifth inverters IV4 and IV5, and first to third capacitors CAP1 to CAP3.
The fourth inverter IV4 can receive the reference clock signal ‘clk_ref’. The fifth inverter IV5 can receive an output signal of the fourth inverter IV4 and output the frequency-adjusted clock signal ‘clk_adf’. Each of the first to third capacitors CAP1 to CAP3 can have a first terminal connected between the fourth inverter IV4 and the fifth inverter IV5, and a second terminal, to which a corresponding one of the first to third frequency control signals ‘/fqcnt<1:3>’ or a corresponding one of the first to third negative frequency control signals' /fqcnt<1:3> is input.
Here, the first to third capacitors CAP1 to CAP3 are implemented by PMOS-type capacitors, but even if NMOS-type capacitors are used, the same operation can be performed.
The third capacitor CAP3 can have capacitance two times higher than the second capacitor CAP2, and the second capacitor CAP2 can have capacitance two times higher than the first capacitor CAP1.
In the frequency adjusting unit 220 b having the above-described configuration, when the fourth frequency control signal ‘fqcnt<4>’ is at the high level, the first to third frequency control signals ‘fqcnt<1:3>’ are correspondingly input to the first to third capacitors CAP1 to CAP3 of the delay section 224 b. At this time, if the first to third frequency control signals ‘fqcnt<1:3>’ are all at a high level, then the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be minimized. Subsequently, the logical values of the first to third frequency control signals ‘fqcnt<1:3>’ can be changed, for example, from 7 to 0 when being expressed in decimal as described above, and as a result, the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be increased.
After the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b is maximized, the fourth frequency control signal ‘fqcnt<4>’ can be changed to the low level. Then, the first to third negative frequency control signals ‘/fqcnt<1:3>’ are correspondingly input to the first to third capacitors CAP1 to CAP3 of the delay section 224 b. Since the logical values of the first to third negative frequency control signals ‘/fqcnt<1:3>’ are changed from 0 to 7 in decimal, and as a result, the delay amount that is applied to the reference clock signal ‘clk_ref’ by the delay section 224 b can be decreased. This is because the first to third capacitors CAP1 to CAP3 have a capacitance ratio, similar to the frequency ratio between the first to third frequency control signals ‘fqcnt<1:3>’.
As such, as the 4-bit frequency control signal ‘fqcnt<1:4>’ cyclically increases or decreases the delay amount by the delay section 224 b, the frequency-adjusted clock signal ‘clk_adf’ can be implemented by a clock signal whose frequency cyclically increases or decreases. As a result, in the DLL circuit 11, electromagnetic interference can be reduced, compared with a case where a clock signal having a fixed frequency is used.
FIG. 11A shows the concentration of a period of the output clock signal ‘clk_out’ in a DLL circuit that does not use the frequency adjusting apparatus according to the embodiments described herein. FIG. 11B shows the concentration of a period of the output clock signal ‘clk_out’ in a DLL circuit that uses the frequency adjusting apparatus according to the embodiments described herein. Here, the rated cycle of the output clock signal ‘clk_out’ is 500 psec.
Specifically, FIG. 11A shows that the period of the output clock signal ‘clk_out’ concentrates on the rated cycle 500 psec, and FIG. 11B shows that the period of the output clock signal ‘clk_out’ is de-concentrated from the rated cycle 500 psec. The more the clock signal cycle concentrates on the rated cycle, as illustrated in FIG. 11A, the more the occurrence of electromagnetic interference. In contrast, when the clock signal cycle is de-concentrated from the rated cycle, as illustrated in FIG. 11B, the occurrence of electromagnetic interference is reduced.
FIG. 12 shows an observation result of a jitter characteristic of a clock signal as time lapses. FIG. 12 illustrated that as compared to clock signal in a conventional DLL circuit, a clock signal in a DLL circuit configured as described herein, i.e., a DLL circuit that uses a frequency adjusting apparatus configured as described above, has a large amount of jitter.
As described above, the frequency adjusting apparatus as described herein and the DLL circuit including the same cyclically increases or decreases the frequency of the reference clock signal, such that the output clock signal does not have an accurate rated cycle. Therefore, the occurrence of electromagnetic interference in the DLL circuit and the semiconductor integrated circuit can be prevented, or at least reduced. As a result, the stable operation of the semiconductor integrated circuit can be supported.
While certain embodiments have been described above, it will be understood that the embodiments described are by way of example only. Accordingly, the systems and methods described herein should not be limited based on the described embodiments. Rather, the systems and methods described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.

Claims (8)

1. A DLL (Delay Locked Loop) circuit, comprising:
a frequency adjusting apparatus configured to cyclically increase or decrease the frequency of a reference clock signal, thereby generating a frequency-adjusted clock signal;
a delay apparatus coupled with the frequency adjusting apparatus, the delay apparatus configured to delay the frequency-adjusted clock signal in response to a delay control signal, thereby generating a delayed clock signal;
a delay compensating apparatus coupled with the delay apparatus, the delay compensating apparatus configured to apply a delay time, which is obtained by modeling a delay amount on an output path of the delayed clock signal, to the delayed clock signal, thereby generating a feedback clock signal;
a phase comparing apparatus coupled with the delay compensating apparatus, the phase comparing apparatus configured to compare the phase of the reference clock signal with the phase of the feedback clock signal, thereby generating a phase comparison signal; and
a delay control apparatus coupled with the phase comparing apparatus, the delay control apparatus configured to generate the delay control signal in response to the phase comparison signal, wherein
the frequency adjusting apparatus includes:
a clock signal dividing unit configured to divide the frequency of the reference clock signal to generate a divided clock signal;
a frequency control signal generating unit configured to generate a multi-bit frequency control signal, which is changed in level bit by bit, in response to the divided clock signal; and
a frequency adjusting unit configured to adjust the frequency of the reference clock signal in response to the multi-bit frequency control signal and generate the frequency-adjusted clock signal.
2. The DLL circuit of claim 1, wherein the frequency control signal generating unit is configured to cyclically increase or decrease the number of high-level signals in the multi-bit frequency control signal in synchronization with the toggle timing of the divided clock signal.
3. The DLL circuit of claim 1, wherein the frequency adjusting unit cyclically is configured to increase or decrease a delay time to be applied to the reference clock signal according to a cyclical change in the logical value of the frequency control signal.
4. The DLL circuit of claim 1, further comprising a clock signal input buffer configured to buffer an external clock signal and generate the reference clock signal.
5. A DLL (Delay Locked Loop) circuit, comprising:
a frequency adjusting apparatus configured to cyclically increase or decrease the frequency of a reference clock signal, thereby generating a frequency-adjusted clock signal;
a delay apparatus coupled with the frequency adjusting apparatus, the delay apparatus configured to delay the frequency-adjusted clock signal in response to a delay control signal, thereby generating a delayed clock signal;
a delay compensating apparatus coupled with the delay apparatus, the delay compensating apparatus configured to apply a delay time, which is obtained by modeling a delay amount on an output path of the delayed clock signal, to the delayed clock signal, thereby generating a feedback clock signal;
a phase comparing apparatus coupled with the delay compensating apparatus, the phase comparing apparatus configured to compare the phase of the reference clock signal with the phase of the feedback clock signal, thereby generating a phase comparison signal; and
a delay control apparatus coupled with the phase comparing apparatus, the delay control apparatus configured to generate the delay control signal in response to the phase comparison signal, wherein
the frequency adjusting apparatus includes:
a frequency control signal generating unit configured to divide the frequency of the reference clock signal by a plurality of division ratios to generate a multi-bit frequency control signal; and
a frequency adjusting unit configured to adjust the frequency of the reference clock signal in response to the multi-bit frequency control signal.
6. The DLL circuit of claim 5, wherein the frequency control signal generating unit is configured to generate the multi-bit frequency control signal, which is cyclically changed in logical value bit by bit, in response to the reference clock signal.
7. The DLL circuit of claim 5, wherein the frequency adjusting unit cyclically is configured to increase or decrease a delay time to be applied to the reference clock signal according to a cyclical change in the logical value of the frequency control signal.
8. The DLL circuit of claim 5, further comprising a clock signal input buffer configured to buffer an external clock signal and generate the reference clock signal.
US13/083,247 2007-06-11 2011-04-08 Frequency adjusting apparatus and DLL circuit including the same Active US8253459B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/083,247 US8253459B2 (en) 2007-06-11 2011-04-08 Frequency adjusting apparatus and DLL circuit including the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020070056965A KR100902049B1 (en) 2007-06-11 2007-06-11 Apparatus for Adjusting Frequency and DLL Circuit with the Same
KR1020070089885A KR100911191B1 (en) 2007-09-05 2007-09-05 Apparatus for Adjusting Frequency and DLL Circuit with the Same
US11/966,300 US20080315927A1 (en) 2007-06-11 2007-12-28 Frequency adjusting apparatus and dll circuit including the same
US13/083,247 US8253459B2 (en) 2007-06-11 2011-04-08 Frequency adjusting apparatus and DLL circuit including the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/966,300 Division US20080315927A1 (en) 2007-06-11 2007-12-28 Frequency adjusting apparatus and dll circuit including the same

Publications (2)

Publication Number Publication Date
US20110181328A1 US20110181328A1 (en) 2011-07-28
US8253459B2 true US8253459B2 (en) 2012-08-28

Family

ID=40135856

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/966,300 Abandoned US20080315927A1 (en) 2007-06-11 2007-12-28 Frequency adjusting apparatus and dll circuit including the same
US13/083,247 Active US8253459B2 (en) 2007-06-11 2011-04-08 Frequency adjusting apparatus and DLL circuit including the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/966,300 Abandoned US20080315927A1 (en) 2007-06-11 2007-12-28 Frequency adjusting apparatus and dll circuit including the same

Country Status (3)

Country Link
US (2) US20080315927A1 (en)
JP (2) JP2008306699A (en)
TW (1) TWI362837B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100884590B1 (en) * 2007-11-02 2009-02-19 주식회사 하이닉스반도체 Delay locked circuit, semiconductor device, semiconductor memory device and operation method thereof
JP2013012917A (en) * 2011-06-29 2013-01-17 Fujitsu Semiconductor Ltd Clock generating circuit, clock generation method, and semiconductor integrated circuit
KR102380797B1 (en) * 2017-08-21 2022-03-31 에스케이하이닉스 주식회사 Cycle control circuit
CN111563282B (en) * 2019-02-13 2023-11-07 扬智科技股份有限公司 Interference detection device and detection sensitivity adjustment method thereof
KR102316443B1 (en) 2019-08-30 2021-10-25 서울과학기술대학교 산학협력단 Delay locked circuit and method of controlling delay range for delay locked loop
CN111030726B (en) * 2019-12-13 2022-02-25 展讯通信（上海）有限公司 Radio frequency front end control circuit and control method thereof, radio frequency front end control chip, system, storage medium and terminal

Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000124796A (en) 1998-10-15 2000-04-28 Fujitsu Ltd Integrated circuit device provided with dll circuit
JP2002314414A (en) 2001-04-13 2002-10-25 Matsushita Electric Ind Co Ltd Frequency synthesizer
US6600355B1 (en) 2002-06-10 2003-07-29 Xilinx, Inc. Clock generator circuit providing an output clock signal from phased input clock signals
KR20040037585A (en) 2002-10-29 2004-05-07 페어차일드코리아반도체 주식회사 Method and apparatus for reducing electromagnetic interference
US6813197B2 (en) 2002-05-10 2004-11-02 Hynix Semiconductor Inc. DLL driving circuit for use in semiconductor memory device
KR20040095956A (en) 2003-04-29 2004-11-16 주식회사 하이닉스반도체 Apparatus for controlling dll
US20050001663A1 (en) 2003-05-31 2005-01-06 Jae-Jin Lee Register controlled delay locked loop with reduced delay locking time
JP2005251370A (en) 2004-03-05 2005-09-15 Hynix Semiconductor Inc Delay locked loop of semiconductor storage element and clock locking method therefor
US20050237093A1 (en) 2004-04-22 2005-10-27 Wilhite Jeffrey B Adjustable frequency delay-locked loop
US7002380B2 (en) 2003-02-07 2006-02-21 Thales Frequency divider with funnel structure
US20060044033A1 (en) * 2004-08-27 2006-03-02 Kim Kang Y Self-timed fine tuning control
US7078950B2 (en) 2004-07-20 2006-07-18 Micron Technology, Inc. Delay-locked loop with feedback compensation
US7103133B2 (en) 2001-12-12 2006-09-05 Hynix Semiconductor Inc. Register controlled delay locked loop circuit
US20060250859A1 (en) 2002-05-16 2006-11-09 Micron Technology, Inc. Delay locked loop with frequency control
US20060267649A1 (en) 2005-05-30 2006-11-30 Hynix Semiconductor Inc. Duty cycle correction circuit of DLL circuit
US7154311B2 (en) 2003-12-29 2006-12-26 Hynix Semiconductor Inc. Delay locked loop in semiconductor memory device and locking method thereof
JP2007006157A (en) 2005-06-24 2007-01-11 Fuji Xerox Co Ltd Radio communication system
US7170313B2 (en) 2004-04-28 2007-01-30 Hynix Semiconductor Inc. Apparatus for calibrating termination voltage of on-die termination
JP2007129306A (en) 2005-11-01 2007-05-24 Nec Corp Pll control circuit
US7236040B2 (en) 2004-12-03 2007-06-26 Ati Technologies Inc. Method and apparatus for generating multiphase clocks
KR20070081084A (en) 2006-02-09 2007-08-14 주식회사 하이닉스반도체 Dll circuit and method for controlling the same
US7277357B1 (en) * 2006-06-05 2007-10-02 Micron Technology, Inc. Method and apparatus for reducing oscillation in synchronous circuits
US7280412B2 (en) 2005-11-21 2007-10-09 Samsung Electronics Co., Ltd. Circuits and methods for data bus inversion in a semiconductor memory
US7839191B2 (en) * 2008-05-22 2010-11-23 Elpida Memory, Inc. DLL circuit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6263327A (en) * 1985-09-13 1987-03-20 Fujitsu Ten Ltd Oscillation circuit of microcomputer
JPH01120610A (en) * 1987-11-05 1989-05-12 Mitsubishi Electric Corp Clock input device for microprocessor
JP2000013196A (en) * 1998-06-25 2000-01-14 Oki Electric Ind Co Ltd Clock selection circuit
US6404834B1 (en) * 2000-09-20 2002-06-11 Lexmark International, Inc. Segmented spectrum clock generator apparatus and method for using same
WO2002029975A2 (en) * 2000-10-06 2002-04-11 Xilinx, Inc. Digital phase shifter
JP4021710B2 (en) * 2002-06-11 2007-12-12 沖電気工業株式会社 Clock modulation circuit
JP2004252541A (en) * 2003-02-18 2004-09-09 Kawasaki Microelectronics Kk Clock jitter generation circuit
JP2004336191A (en) * 2003-05-01 2004-11-25 Fujitsu Ltd Semiconductor integrated circuit
TWI252393B (en) * 2003-09-08 2006-04-01 Samsung Electronics Co Ltd A spread spectrum clock generator and method and system of generating a spread spectrum clock
KR100815185B1 (en) * 2005-09-29 2008-03-19 주식회사 하이닉스반도체 Delay locked loop in synchronous semiconductor memory device and driving method thereof

Patent Citations (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000124796A (en) 1998-10-15 2000-04-28 Fujitsu Ltd Integrated circuit device provided with dll circuit
JP2002314414A (en) 2001-04-13 2002-10-25 Matsushita Electric Ind Co Ltd Frequency synthesizer
US7103133B2 (en) 2001-12-12 2006-09-05 Hynix Semiconductor Inc. Register controlled delay locked loop circuit
US6813197B2 (en) 2002-05-10 2004-11-02 Hynix Semiconductor Inc. DLL driving circuit for use in semiconductor memory device
US20060250859A1 (en) 2002-05-16 2006-11-09 Micron Technology, Inc. Delay locked loop with frequency control
US6600355B1 (en) 2002-06-10 2003-07-29 Xilinx, Inc. Clock generator circuit providing an output clock signal from phased input clock signals
KR20040037585A (en) 2002-10-29 2004-05-07 페어차일드코리아반도체 주식회사 Method and apparatus for reducing electromagnetic interference
US7002380B2 (en) 2003-02-07 2006-02-21 Thales Frequency divider with funnel structure
KR20040095956A (en) 2003-04-29 2004-11-16 주식회사 하이닉스반도체 Apparatus for controlling dll
US20050001663A1 (en) 2003-05-31 2005-01-06 Jae-Jin Lee Register controlled delay locked loop with reduced delay locking time
US7154311B2 (en) 2003-12-29 2006-12-26 Hynix Semiconductor Inc. Delay locked loop in semiconductor memory device and locking method thereof
US6989700B2 (en) 2004-03-05 2006-01-24 Hynix Semiconductor Inc. Delay locked loop in semiconductor memory device and its clock locking method
JP2005251370A (en) 2004-03-05 2005-09-15 Hynix Semiconductor Inc Delay locked loop of semiconductor storage element and clock locking method therefor
US20050237093A1 (en) 2004-04-22 2005-10-27 Wilhite Jeffrey B Adjustable frequency delay-locked loop
US7170313B2 (en) 2004-04-28 2007-01-30 Hynix Semiconductor Inc. Apparatus for calibrating termination voltage of on-die termination
US7078950B2 (en) 2004-07-20 2006-07-18 Micron Technology, Inc. Delay-locked loop with feedback compensation
US20060044033A1 (en) * 2004-08-27 2006-03-02 Kim Kang Y Self-timed fine tuning control
US7236040B2 (en) 2004-12-03 2007-06-26 Ati Technologies Inc. Method and apparatus for generating multiphase clocks
US20060267649A1 (en) 2005-05-30 2006-11-30 Hynix Semiconductor Inc. Duty cycle correction circuit of DLL circuit
JP2007006157A (en) 2005-06-24 2007-01-11 Fuji Xerox Co Ltd Radio communication system
JP2007129306A (en) 2005-11-01 2007-05-24 Nec Corp Pll control circuit
US7280412B2 (en) 2005-11-21 2007-10-09 Samsung Electronics Co., Ltd. Circuits and methods for data bus inversion in a semiconductor memory
KR20070081084A (en) 2006-02-09 2007-08-14 주식회사 하이닉스반도체 Dll circuit and method for controlling the same
US7277357B1 (en) * 2006-06-05 2007-10-02 Micron Technology, Inc. Method and apparatus for reducing oscillation in synchronous circuits
US7839191B2 (en) * 2008-05-22 2010-11-23 Elpida Memory, Inc. DLL circuit

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Damphousse, et al. "All Digital Spread Spectrum Clock Generator for EMI Reduction," 2007 IEEE.
Fujitsu Semiconductor Data Sheet DS04-29116-1 E, Spread Spectrum Clock Generator.
Huang, et al., "A 64 MHz 1920 MHz Programmable Spread-Spectrum Clock Generator," 2005 IEEE.
Renesas, "ICs for SSCG Clock Generator 151TS Series".

Also Published As

Publication number Publication date
TWI362837B (en) 2012-04-21
JP2013078129A (en) 2013-04-25
JP2008306699A (en) 2008-12-18
US20110181328A1 (en) 2011-07-28
US20080315927A1 (en) 2008-12-25
TW200849826A (en) 2008-12-16

Similar Documents

Publication Publication Date Title
US7202721B2 (en) Delay locked loop and semiconductor memory device having the same
US8253459B2 (en) Frequency adjusting apparatus and DLL circuit including the same
US6995591B2 (en) Register controlled delay locked loop with low power consumption
US7755405B2 (en) DLL circuit and method of controlling the same
US7777543B2 (en) Duty cycle correction circuit apparatus
US8237478B2 (en) DLL circuit having activation points
US8427211B2 (en) Clock generation circuit and delay locked loop using the same
US20030218490A1 (en) Circuit and method for generating internal clock signal
JP2002025259A (en) Register control delay fixed loop utilizing ring delay and counter
US11177793B2 (en) Clock synthesis circuitry and associated techniques for generating clock signals refreshing display screen content
JPH11205129A (en) Semiconductor device
JP2000101425A (en) Delayed synchronization loop circuit of semiconductor memory device and control method for the same
JP2010213308A (en) Delay line unit for delay locked loop circuit and method of locking clock signal delay in delay locked loop circuit
US7737744B2 (en) Register controlled delay locked loop circuit
US20030052719A1 (en) Digital delay line and delay locked loop using the digital delay line
US7936635B2 (en) Semiconductor memory device and method for driving the same
US7764096B2 (en) DLL circuit and method of controlling the same
US7459948B2 (en) Phase adjustment for a divider circuit
KR100911191B1 (en) Apparatus for Adjusting Frequency and DLL Circuit with the Same
JP2005354271A (en) Semiconductor device, clock phase adjustment circuit, transmission circuit, and reception circuit
CN116683896B (en) Duty cycle adjustable circuit, chip and electronic equipment
US20240340013A1 (en) Delay locked loop
KR20080108870A (en) Apparatus for adjusting frequency and dll circuit with the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHO, KWANG JUN;CHUN, JUN HYUN;REEL/FRAME:026377/0947

Effective date: 20091217

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: CHANGE OF NAME;ASSIGNOR:HYNIX-SEMICONDUCTOR INC.;REEL/FRAME:067328/0814

Effective date: 20120730

AS Assignment

Owner name: MIMIRIP LLC, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC.;REEL/FRAME:067369/0832

Effective date: 20240311

AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:HYNIX SEMICONDUCTOR INC.;REEL/FRAME:067412/0482

Effective date: 20120730