US7257669B2 - Method for addressing a memory card, a system using a memory card, and a memory card - Google Patents
Method for addressing a memory card, a system using a memory card, and a memory card Download PDFInfo
- Publication number
- US7257669B2 US7257669B2 US10/770,852 US77085204A US7257669B2 US 7257669 B2 US7257669 B2 US 7257669B2 US 77085204 A US77085204 A US 77085204A US 7257669 B2 US7257669 B2 US 7257669B2
- Authority
- US
- United States
- Prior art keywords
- memory card
- memory
- parameter
- address
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/0623—Address space extension for memory modules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7206—Reconfiguration of flash memory system
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the operation is as follows.
- the basic address is subtracted from the storage address, after which the difference is divided by the sector size READ_BL_LEN, which provides the address of that sector to which the data on the memory card 13 is to be stored.
- the data of the sector in question is read from the memory card 13 in device 1 , for example, to the buffer memory, if they are not already read in the device 1 .
- the value of that memory location, which is supposed to be changed with the memory card 13 is set in the buffer memory to the desired value.
- the address of this memory location is clarified on the basis of the remainder of said division.
- the memory cards 13 according to the invention are downwards compatible with the memory cards according to prior art.
- the memory cards function, from the point of view of the device, as memory cards according to prior art.
- a part of the memory capacity of the memory cards remains unutilized. Let us illustrate this further with an example. Let us assume that the memory card is a memory card according to the first advantageous embodiment of the invention, where an entire sector can be addressed with one address. However, the device assumes that each address addresses one memory location, even though the data transfer as such would take place as larger assemblies. Thus, each data (byte) is stored in the memory card in the first memory location of the sector. The next data is stored in the first memory location of the next sector, etc.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/902,258 USRE45486E1 (en) | 2003-02-07 | 2013-05-24 | Method for addressing a memory card, a system using a memory card, and a memory card |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20030191A FI117489B (fi) | 2003-02-07 | 2003-02-07 | Menetelmä muistikortin osoittamiseksi, muistikorttia käyttävä järjestelmä, ja muistikortti |
FI20030191 | 2003-02-07 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/902,258 Reissue USRE45486E1 (en) | 2003-02-07 | 2013-05-24 | Method for addressing a memory card, a system using a memory card, and a memory card |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040225860A1 US20040225860A1 (en) | 2004-11-11 |
US7257669B2 true US7257669B2 (en) | 2007-08-14 |
Family
ID=8565569
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/770,852 Ceased US7257669B2 (en) | 2003-02-07 | 2004-02-02 | Method for addressing a memory card, a system using a memory card, and a memory card |
US13/902,258 Active 2025-08-01 USRE45486E1 (en) | 2003-02-07 | 2013-05-24 | Method for addressing a memory card, a system using a memory card, and a memory card |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/902,258 Active 2025-08-01 USRE45486E1 (en) | 2003-02-07 | 2013-05-24 | Method for addressing a memory card, a system using a memory card, and a memory card |
Country Status (5)
Country | Link |
---|---|
US (2) | US7257669B2 (fi) |
EP (3) | EP3040867B1 (fi) |
ES (1) | ES2445820T3 (fi) |
FI (1) | FI117489B (fi) |
WO (1) | WO2004075065A1 (fi) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070011096A1 (en) * | 2005-06-24 | 2007-01-11 | Samsung Electronics Co., Ltd. | Method and apparatus for managing DRM rights object in low-performance storage device |
US10055343B2 (en) | 2015-12-29 | 2018-08-21 | Memory Technologies Llc | Memory storage windows in a memory system |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI117489B (fi) * | 2003-02-07 | 2006-10-31 | Nokia Corp | Menetelmä muistikortin osoittamiseksi, muistikorttia käyttävä järjestelmä, ja muistikortti |
US7199603B2 (en) * | 2004-07-30 | 2007-04-03 | Microchip Technology Incorporated | Increment/decrement, chip select and selectable write to non-volatile memory using a two signal control protocol for an integrated circuit device |
US7386700B2 (en) * | 2004-07-30 | 2008-06-10 | Sandisk Il Ltd | Virtual-to-physical address translation in a flash file system |
KR100746289B1 (ko) | 2005-07-11 | 2007-08-03 | 삼성전자주식회사 | 메모리 용량 정보를 갱신하는 비휘발성 메모리 카드 장치및 방법 |
US8307180B2 (en) | 2008-02-28 | 2012-11-06 | Nokia Corporation | Extended utilization area for a memory device |
US8874824B2 (en) | 2009-06-04 | 2014-10-28 | Memory Technologies, LLC | Apparatus and method to share host system RAM with mass storage memory RAM |
WO2011106049A1 (en) | 2010-02-23 | 2011-09-01 | Rambus Inc. | Time multiplexing at different rates to access different memory types |
US9417998B2 (en) | 2012-01-26 | 2016-08-16 | Memory Technologies Llc | Apparatus and method to provide cache move with non-volatile mass memory system |
US9311226B2 (en) | 2012-04-20 | 2016-04-12 | Memory Technologies Llc | Managing operational state data of a memory module using host memory in association with state change |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000049488A1 (en) | 1999-02-17 | 2000-08-24 | Memory Corporation Plc | Memory system |
US6282624B1 (en) | 1997-11-13 | 2001-08-28 | Seiko Epson Corporation | Non-volatile memory apparatus including first and second address conversion tables stored in volatile and nonvolatile memories for improved access at power up |
WO2002049039A2 (en) | 2000-11-22 | 2002-06-20 | Sandisk Corporation | Techniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memory |
US6426893B1 (en) | 2000-02-17 | 2002-07-30 | Sandisk Corporation | Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks |
US6791557B2 (en) * | 2001-02-15 | 2004-09-14 | Sony Corporation | Two-dimensional buffer pages using bit-field addressing |
US20040225860A1 (en) * | 2003-02-07 | 2004-11-11 | Nokia Corporation | Method for addressing a memory card, a system using a memory card, and a memory card |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63143689A (ja) | 1986-12-06 | 1988-06-15 | Tokyo Electric Co Ltd | メモリカ−ドの容量検出装置 |
JPH023841A (ja) | 1988-06-20 | 1990-01-09 | Mitsubishi Electric Corp | Icメモリカード |
US5119486A (en) | 1989-01-17 | 1992-06-02 | Prime Computer | Memory board selection method and apparatus |
JPH05233901A (ja) | 1992-02-18 | 1993-09-10 | Mitsubishi Electric Corp | Icカード、icカード搭載用メモリic及びicカードのメモリ容量の確認方法 |
US5375222A (en) | 1992-03-31 | 1994-12-20 | Intel Corporation | Flash memory card with a ready/busy mask register |
US5860157A (en) | 1994-01-26 | 1999-01-12 | Intel Corporation | Nonvolatile memory card controller with an optimized memory address mapping window scheme |
KR0158765B1 (ko) * | 1994-09-21 | 1999-02-01 | 모리사다 요이치 | 반도체 집적회로 |
JPH09147545A (ja) | 1995-09-19 | 1997-06-06 | Ricoh Co Ltd | メモリカードおよび情報処理装置 |
JP3274604B2 (ja) | 1996-04-26 | 2002-04-15 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 周辺デバイスの自動イネーブル方法 |
US6023281A (en) | 1998-03-02 | 2000-02-08 | Ati Technologies, Inc. | Method and apparatus for memory allocation |
US6901457B1 (en) * | 1998-11-04 | 2005-05-31 | Sandisk Corporation | Multiple mode communications system |
US6725322B1 (en) * | 1999-02-22 | 2004-04-20 | Renesas Technology Corp. | Memory card, method for allotting logical address, and method for writing data |
EP1058216B1 (en) | 1999-06-04 | 2002-12-11 | D'Udekem D'Acoz, Xavier Guy Bernard | Memory card |
US6505269B1 (en) * | 2000-05-16 | 2003-01-07 | Cisco Technology, Inc. | Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system |
US6721843B1 (en) * | 2000-07-07 | 2004-04-13 | Lexar Media, Inc. | Flash memory architecture implementing simultaneously programmable multiple flash memory banks that are host compatible |
US6754765B1 (en) | 2001-05-14 | 2004-06-22 | Integrated Memory Logic, Inc. | Flash memory controller with updateable microcode |
CN1122281C (zh) * | 2001-06-30 | 2003-09-24 | 深圳市朗科科技有限公司 | 一种多功能半导体存储装置 |
US6499094B1 (en) * | 2001-09-14 | 2002-12-24 | Unisys Corporation | Management of memory heap space for data files accessible to programs operating in different addressing modes |
JP4515793B2 (ja) * | 2004-03-11 | 2010-08-04 | 株式会社東芝 | メモリカード装置およびメモリカード制御方法 |
-
2003
- 2003-02-07 FI FI20030191A patent/FI117489B/fi active IP Right Grant
-
2004
- 2004-01-29 WO PCT/FI2004/050007 patent/WO2004075065A1/en active Application Filing
- 2004-01-29 EP EP15199224.5A patent/EP3040867B1/en not_active Expired - Lifetime
- 2004-01-29 EP EP20040706201 patent/EP1590739B1/en not_active Expired - Lifetime
- 2004-01-29 EP EP13179105.5A patent/EP2664992B1/en not_active Expired - Lifetime
- 2004-01-29 ES ES04706201T patent/ES2445820T3/es not_active Expired - Lifetime
- 2004-02-02 US US10/770,852 patent/US7257669B2/en not_active Ceased
-
2013
- 2013-05-24 US US13/902,258 patent/USRE45486E1/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6282624B1 (en) | 1997-11-13 | 2001-08-28 | Seiko Epson Corporation | Non-volatile memory apparatus including first and second address conversion tables stored in volatile and nonvolatile memories for improved access at power up |
WO2000049488A1 (en) | 1999-02-17 | 2000-08-24 | Memory Corporation Plc | Memory system |
US6426893B1 (en) | 2000-02-17 | 2002-07-30 | Sandisk Corporation | Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks |
WO2002049039A2 (en) | 2000-11-22 | 2002-06-20 | Sandisk Corporation | Techniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memory |
US6791557B2 (en) * | 2001-02-15 | 2004-09-14 | Sony Corporation | Two-dimensional buffer pages using bit-field addressing |
US20040225860A1 (en) * | 2003-02-07 | 2004-11-11 | Nokia Corporation | Method for addressing a memory card, a system using a memory card, and a memory card |
Non-Patent Citations (4)
Title |
---|
HITACHI: Hitachi releases high-speed MultiMediaCard series achieving industry's top-level write speeds, Sep. 10, 2001 http://proquest.umi.com/pqdweb?did=80087214&Fmt=3&clientId=1 9649&RQT=309&VName=PQD. * |
HITACHI: Hitachi's MultiMediaCard 1,2 products are first in the industry to pass the MultiMediaCard Association's compliance tests for system specification version 3.1, Aug. 6, 2002, http://proquest.umi.com/pqdweb?did=146413271&Fmt=3&clientId=19649&RQT=309&VName=PQD. * |
Nelson Chan, World's Smallest Solid State Storage Device Sets New Industry Standard, IEEE, 1997. * |
Tom Mahon, MultiMediaCard Specifications Version 4.0 As Released, Feb. 2, 2004. * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070011096A1 (en) * | 2005-06-24 | 2007-01-11 | Samsung Electronics Co., Ltd. | Method and apparatus for managing DRM rights object in low-performance storage device |
US10055343B2 (en) | 2015-12-29 | 2018-08-21 | Memory Technologies Llc | Memory storage windows in a memory system |
Also Published As
Publication number | Publication date |
---|---|
FI20030191A (fi) | 2004-10-11 |
US20040225860A1 (en) | 2004-11-11 |
FI117489B (fi) | 2006-10-31 |
FI20030191A0 (fi) | 2003-02-07 |
ES2445820T3 (es) | 2014-03-05 |
EP3040867B1 (en) | 2018-07-18 |
EP3040867A1 (en) | 2016-07-06 |
EP2664992B1 (en) | 2016-01-27 |
EP2664992A2 (en) | 2013-11-20 |
EP1590739A1 (en) | 2005-11-02 |
EP2664992A3 (en) | 2014-03-19 |
EP1590739B1 (en) | 2013-11-20 |
USRE45486E1 (en) | 2015-04-21 |
WO2004075065A1 (en) | 2004-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE45486E1 (en) | Method for addressing a memory card, a system using a memory card, and a memory card | |
US8301829B2 (en) | Flash memory device and flash memory system including buffer memory | |
US7177975B2 (en) | Card system with erase tagging hierarchy and group based write protection | |
KR20020094921A (ko) | 메모리 장치 | |
JP6987267B2 (ja) | メモリアドレス指定方法と関連するコントローラ、メモリデバイス、及びホスト | |
US20100318760A1 (en) | Memory controller, nonvolatile storage device, and nonvolatile storage system | |
JP2010146326A (ja) | 記憶装置、その制御方法及びその記憶装置を用いた電子装置 | |
JP3866635B2 (ja) | メモリカード及び記憶領域切り替え方法 | |
KR20140093505A (ko) | 단말기의 메모리 확장 장치 및 방법 | |
KR20070006717A (ko) | 파일 시스템의 상호 운용성을 지원하는 메모리 카드 | |
US20090187699A1 (en) | Non-volatile memory storage system and method for reading an expansion read only memory image thereof | |
US20030056141A1 (en) | Control method used in and-gate type system to increase efficiency and lengthen lifetime of use | |
KR20040032935A (ko) | 메모리 카드 및 데이터 재기입 방법 | |
US20190278716A1 (en) | Memory controller and operating method thereof | |
US20040137805A1 (en) | Method and a system for detecting bus width, an electronic device, and a peripheral device | |
US6771979B2 (en) | Mobile telephone | |
US20090113154A1 (en) | Non-Volatile Memory Apparatus and Method of Accessing the Same | |
JP2008071079A (ja) | メモリシステム | |
TWI841113B (zh) | 記憶體定址方法及相關聯的控制器 | |
JP2007310927A (ja) | 不揮発性メモリ、メモリコントローラ、不揮発性記憶装置、及び不揮発性記憶システム | |
JP2007066102A (ja) | メモリコントローラ、不揮発性記憶装置及び不揮発性記憶システム | |
CN111949203A (zh) | 一种存储器及其控制方法和控制装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NOKIA CORPORATION, FINLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHVENAINEN, MARKO;MYLLY, KIMMO;REEL/FRAME:015550/0104 Effective date: 20040323 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MEMORY TECHNOLOGIES LLC, NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOKIA INC.;REEL/FRAME:030190/0043 Effective date: 20130325 Owner name: NOKIA INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOKIA CORPORATION;REEL/FRAME:030189/0381 Effective date: 20130324 |
|
RF | Reissue application filed |
Effective date: 20130524 |
|
FPAY | Fee payment |
Year of fee payment: 8 |