US7217969B2 - Flip FERAM cell and method to form same - Google Patents
Flip FERAM cell and method to form same Download PDFInfo
- Publication number
- US7217969B2 US7217969B2 US10/384,002 US38400203A US7217969B2 US 7217969 B2 US7217969 B2 US 7217969B2 US 38400203 A US38400203 A US 38400203A US 7217969 B2 US7217969 B2 US 7217969B2
- Authority
- US
- United States
- Prior art keywords
- layer
- ferroelectric
- cmos structure
- conductive
- cmos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 238000000034 method Methods 0.000 title abstract description 21
- 230000008021 deposition Effects 0.000 claims abstract description 6
- 239000000758 substrate Substances 0.000 claims description 21
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 4
- 239000001257 hydrogen Substances 0.000 claims description 4
- 229910052739 hydrogen Inorganic materials 0.000 claims description 4
- 239000003990 capacitor Substances 0.000 abstract description 24
- 238000000137 annealing Methods 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 116
- 235000012431 wafers Nutrition 0.000 description 31
- 239000000463 material Substances 0.000 description 29
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000003989 dielectric material Substances 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 12
- 239000004020 conductor Substances 0.000 description 11
- 238000000151 deposition Methods 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910000510 noble metal Inorganic materials 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 6
- 229910052906 cristobalite Inorganic materials 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 229910052682 stishovite Inorganic materials 0.000 description 6
- 238000004381 surface treatment Methods 0.000 description 6
- 229910052905 tridymite Inorganic materials 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000000224 chemical solution deposition Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- VNSWULZVUKFJHK-UHFFFAOYSA-N [Sr].[Bi] Chemical compound [Sr].[Bi] VNSWULZVUKFJHK-UHFFFAOYSA-N 0.000 description 3
- 238000004380 ashing Methods 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 230000002378 acidificating effect Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 150000001768 cations Chemical class 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium dioxide Chemical compound O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 229910052741 iridium Inorganic materials 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000004549 pulsed laser deposition Methods 0.000 description 2
- 238000005546 reactive sputtering Methods 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 238000011282 treatment Methods 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910004575 Cd2Nb2O7 Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910018276 LaSrCoO3 Inorganic materials 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910019142 PO4 Inorganic materials 0.000 description 1
- 229910002673 PdOx Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910002842 PtOx Inorganic materials 0.000 description 1
- 229910019897 RuOx Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910002353 SrRuO3 Inorganic materials 0.000 description 1
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 1
- 229910008814 WSi2 Inorganic materials 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 229910002115 bismuth titanate Inorganic materials 0.000 description 1
- 229910052792 caesium Inorganic materials 0.000 description 1
- TVFDJXOCXUVLDH-UHFFFAOYSA-N caesium atom Chemical compound [Cs] TVFDJXOCXUVLDH-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000003618 dip coating Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- HTXDPTMKBJXEOW-UHFFFAOYSA-N iridium(IV) oxide Inorganic materials O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 1
- VRIVJOXICYMTAG-IYEMJOQQSA-L iron(ii) gluconate Chemical compound [Fe+2].OC[C@@H](O)[C@@H](O)[C@H](O)[C@@H](O)C([O-])=O.OC[C@@H](O)[C@@H](O)[C@H](O)[C@@H](O)C([O-])=O VRIVJOXICYMTAG-IYEMJOQQSA-L 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 1
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- LBSANEJBGMCTBH-UHFFFAOYSA-N manganate Chemical compound [O-][Mn]([O-])(=O)=O LBSANEJBGMCTBH-UHFFFAOYSA-N 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 235000019796 monopotassium phosphate Nutrition 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 150000002978 peroxides Chemical class 0.000 description 1
- 235000021317 phosphate Nutrition 0.000 description 1
- 150000003013 phosphoric acid derivatives Chemical class 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- GNSKLFRGEWLPPA-UHFFFAOYSA-M potassium dihydrogen phosphate Chemical class [K+].OP(O)([O-])=O GNSKLFRGEWLPPA-UHFFFAOYSA-M 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- 229910052701 rubidium Inorganic materials 0.000 description 1
- IGLNJRXAVVLDKE-UHFFFAOYSA-N rubidium atom Chemical compound [Rb] IGLNJRXAVVLDKE-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- -1 shown in FIG. 1( a) Substances 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229920005573 silicon-containing polymer Polymers 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 229910021521 yttrium barium copper oxide Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Definitions
- the present invention relates to a ferroelectric random access memory (FERAM) cell, and in particular to a method of fabricating a ferroelectric (FE) capacitor on a complementary metal oxide semiconductor (CMOS) structure wherein exposure of the integrated structure to high temperature steps of FE deposition and processing is eliminated.
- the present invention also relates to a FERAM cell design and to a method to bond a FE capacitor to the CMOS structure after fabrication of both structures is complete, thereby avoiding the incompatibilities between the two processes.
- the resulting structure can be used as a non-volatile RAM (NVRAM) or a dynamic random access memory (DRAM), if the FE material is replaced with a material of high-dielectric-constant.
- NVRAM non-volatile RAM
- DRAM dynamic random access memory
- the minimum dimensions of IC capacitors are determined primarily by the relatively low dielectric constant (0 ⁇ 10) of conventional capacitor dielectrics, e.g. SiO 2 and Si 3 N 4 .
- dielectric constant e.g. SiO 2 and Si 3 N 4 .
- FE materials pose several integration problems.
- most ferroelectric materials require high temperature post-deposition oxygen anneals (600° C. or above) to achieve properties desirable for storage media.
- high anneal temperatures can be incompatible with the CMOS devices already fabricated on the wafer.
- any subsequent forming gas or hydrogen anneals degrade the ferroelectric material, thus requiring additional high temperature oxygen anneals late in the processing sequence which in turn are detrimental to the CMOS circuitry.
- the present invention provides a method of integrating a FE capacitor with a CMOS structure which allows-the CMOS structure to avoid potentially-detrimental high-temperature steps needed for FE deposition and processing.
- the invention likewise provides a method of integrating a plurality of FE capacitors with a plurality of CMOS structures. Specifically, the method of the present invention comprises the steps of:
- ferroelectric delivery wafer comprising a sacrificial release layer formed on a delivery substrate, a conductive layer formed on said sacrificial release layer and a ferroelectric film formed on said conductive layer, said ferroelectric film having an exposed outer surface;
- the conductive electrode layer of the CMOS structure of step (a) may be patterned or unpatterned.
- the conductive layer of the delivery wafer may also be patterned or unpatterned.
- one or more of the conductive layers in the integrated FE capacitor/CMOS structure may optionally be patterned. This optional patterning step occurs after step (e) above.
- the method also includes a step of forming a passivating layer over the structure provided in step (e).
- the delivery wafer may include a second conductive layer on top of the ferroelectric film.
- the second conductive layer may be patterned or unpatterned.
- a novel integrated FE/CMOS structure is provided wherein the storage capacitor is constructed over all the transistors and wiring levels (excluding possibly any pad out structures) of the CMOS structure.
- the novel integrated FE/CMOS structure of the present invention comprises:
- CMOS structure having at least one conductive layer and at least one transistor
- ferroelectric storage capacitor formed on said CMOS structure, said ferroelectric storage capacitor comprising a bottom conductive electrode, a layer of ferroelectric film and a top conductive electrode, wherein said bottom conductive electrode of said capacitor is connected to a terminal of said transistor through one or more conductive layers of said CMOS structure.
- the present invention also provides a novel ferroelectric delivery wafer which allows for fabricating an integrated FERAM cell while isolating the CMOS circuitry from high temperature post-FE-deposition anneals. That is, although high temperature anneals are used in forming the separate CMOS and ferroelectric structures, and bonding thereof, no such anneals are needed thereafter.
- the ferroelectric delivery wafer of the present invention comprises a carrier substrate, a sacrificial release layer formed on said carrier substrate, a conductive layer formed on said sacrificial release layer, and a ferroelectric film formed on said conductive layer. This structure is flipped onto a CMOS structure so that the ferroelectric film is in contact with a CMOS structure having an upper conductive electrode layer. After conducting steps (a) and (e) above, an integrated FE/CMOS structure in accordance with the present invention, is formed.
- FIGS. 1( a )–( e ) are cross-sectional views illustrating the various processing steps that may be employed in one embodiment of the present invention.
- the conductive layer of the ferroelectric delivery wafer is not patterned, whereas the conductive electrode layer of the CMOS structure is patterned.
- FIGS. 2( a )–( e ) are cross-sectional views illustrating different embodiments of the present invention.
- FIGS. 2( a )–( b ) neither the conductive layer of the FE delivery wafer nor the conductive layer of the CMOS structure is patterned prior to bonding.
- FIGS. 2( c )–( d ) only the conductive layer of the FE delivery wafer is patterned.
- FIGS. 2( e )–( f ) the conductive layers of both the FE and CMOS structures are patterned.
- FIGS. 2( g )–( h ) and FIGS. 2( i )–( j ) an unpatterned FE delivery wafer containing an additional conductive layer is bonded to an unpatterned and patterned CMOS wafer.
- FIG. 1( a ) shows one possible CMOS structure that can be employed in the present invention.
- the conductive electrode layer is patterned.
- the present invention also contemplates a non-patterned conductive electrode layer such as those shown in FIGS. 2( a ), ( c ), and 2 ( g ).
- FIGS. 2( a ), ( c ), and 2 ( g ) show that different CMOS structures containing at least one transistor and at least one conductive layer can be employed in the present invention.
- the CMOS structure shown in FIG. 1( a ) comprises a semiconductor substrate 10 having diffusion regions, i.e. diffused portions of the bitlines, 12 formed in the surface thereof. On top of the semiconductor substrate there are shown transistor regions 14 which are in contact with the diffusion regions 12 .
- the CMOS structure shown in FIG. 1( a ) further comprises multiple wiring levels (or conductive layers) 16 which are formed in dielectric layer 18 .
- the upper wiring level (or conductive layer) 16 u is composed of a patterned conductive electrode layer and it forms the bottom electrode of the integrated FE/CMOS structure of the present invention. Between the transistor regions, there is shown bitline 20 and bitline contact 22 .
- semiconductor substrate 10 is composed of any semiconducting material including, but not limited to: Si, Ge, SiGe, GaAs, InAs, InP, all other III/V compounds and organic semiconductors.
- the semiconductor substrate may be doped or undoped.
- the diffusion regions may contain p or n type dopants.
- the transistor region is comprised of a conventional gate stack which includes a layer of gate insulator such as SiO 2 formed on the surface of the semiconductor substrate and a layer of polysilicon or other gate conductor formed on the gate insulator.
- a salicide layer may be formed on top of the polysilicon or gate conductor.
- Transistor region 14 may be separated by sidewall isolation regions as well as other conventional components well known to those skilled in the art. For simplicity, the various elements of the transistor are not shown in the drawings, but are nevertheless intended to be included in region 14 .
- Wiring levels 16 comprise vias and lines which contain conventional conductive materials such as metals, noble-metals, conductive nitrides, noble metal oxides, conductive oxides and mixtures or multilayers thereof.
- Exemplary conductive materials include: Cu, W, Al, Pt, polysilicon, TiN, Ta, TaN, Ti and WSi x .
- the various wiring levels may be composed of the same or different conductive material. In FIG. 1( a ), all the wiring levels (lines and vias) are depicted as being composed of the same conductive materials.
- Dielectric layer 18 is composed of any inorganic or organic dielectric material known to the art including, but not limited to: SiO 2 , Si 3 N 4 , SiCOH, diamond-like carbon, paralyene polymers, polyimides, silicon-containing polymers, organic polymers, hybrid organo-silicon polymers (HOSP) and other suitable dielectric materials.
- Dielectric layer 18 may be composed of layers of the same material, shown in FIG. 1( a ), or layers of different dielectric materials (not shown). When layers of different dielectric materials are used, a barrier layer, not shown in the drawings, may be formed between each successive wiring level.
- the optional barrier layer is composed of conventional materials including, but not limited to: SiO 2 , Al 2 O 3 , TiO 2 , Si 3 N 4 , SiO x N 4 and Ta 2 O 5 .
- the structure shown in FIG. 1( a ) is fabricated using conventional processing steps which are well known to those skilled in the art including: semiconductor device fabrication and back end of the line (BEOL) processing.
- the CMOS device shown in FIG. 1( a ) can be fabricated by forming the transistor region on the surface of the semiconductor substrate, i.e. growing a gate insulator, depositing a gate conductor on said gate insulator and thereafter patterning those layers to provide the transistor region.
- the diffusion regions can then be formed using conventional ion implantation and annealing.
- the wiring levels of the CMOS structure shown in FIG. 1( a ) are then typically formed by: depositing a dielectric material on the surface of the semiconductor structure, opening vias in the dielectric layer, filling the vias with a conductive material, forming trenches in the dielectric layer over the vias, filling the trenches with a conductive material, and planarizing the structure using conventional planarization techniques such as chemical-mechanical polishing or grinding.
- the last, i.e. upper, wiring level 16 u is a patterned conductive electrode comprising a conductive electrode material.
- the conductive electrode layer 16 u is the bottom electrode of the integrated FE/CMOS structure of the present invention.
- Suitable conductive electrode materials that can be used in the present invention as the upper conductive layer of the CMOS structure include, but are not limited to: noble metals such as Pt, Pd, Ir, Rh, Os, Au, Ag, and Ru; noble metal oxides such as PtO x , IrO x , PdO x , RhO x , OsO x , AuO x , AgO x and RuO x ; conducting oxides such as SrRuO 3 , LaSrCoO 3 , YBa 2 Cu 3 O 7 ; non-noble metals; conducting silicides; doped polycrystalline silicon; mixtures and multilayers thereof.
- the noble metals and/or oxides may be crystalline or in an amorphous form.
- the upper conductive electrode layer of the CMOS structure may be patterned using conventional lithography and RIE or unpatterned.
- the upper conductive layer of the CMOS structure may further include an additional layer of a consumable material which can subsequently react with one or more layers of the ferroelectric delivery wafer during bonding.
- This consumable layer may be conductive, semiconducting, or insulating, and patterned before or after said step of bonding.
- the consumable layer is preferably formed from a material such as doped or undoped polycrystalline silicon which may react with a metal layer to form a conductive metal silicide.
- bitline and bitline contacts, 20 and 22 respectively are composed of conductive materials and may be fabricated in the same manner as the various wiring levels.
- the structure may optionally be subjected to an appropriate surface treatment step.
- Suitable surface treatments include: oxidation by plasma ashing, thermal oxidation, surface chemical treatments and application of a thin metal oxide layer by chemical solution deposition (CSD), chemical vapor deposition (CVD) or physical vapor deposition (PVD).
- oxidation by plasma ashing When oxidation by plasma ashing is performed, it may be carried out using high density plasma, microwave plasma, RF plasma ion beam bombardment produced by an oxygen-containing ion beams, or combination thereof, with or without separately controllable biasing.
- plasma ashing is conducted in a reaction chamber having an oxygen pressure between about 0.01 to about 2000 mTorr, a radio frequency power of at least 50 W and an exposure time of at least 1 second.
- the oxidation is typically carried out a temperature of less than about 600EC.
- the thermal oxidation may include: HCl, H 2 O or H 2 O 2 to enhance hydroxyl formation.
- Suitable oxidizing gases include: O 2 , N 2 O, O 3 or combination thereof.
- acids such as HNO 3 , H 2 SO 4 and aqua regia; bases; and peroxide washes may be employed.
- a ferroelectric delivery wafer is prepared separately from the CMOS structure shown in FIG. 1( a ).
- One possible ferroelectric delivery wafer of the present invention is shown in FIG. 1( b ).
- the delivery wafer comprises a carrier substrate 24 , a sacrificial release layer 26 formed on said carrier substrate, a conductive layer 28 formed on the sacrificial release layer, and a ferroelectric film 30 formed on the conductive layer.
- the conductive layer 28 may be patterned as shown in 2 ( d ) and 2 ( f ) or non-patterned as shown in FIGS. 1( b ), 2 ( b ), 2 ( h ) and 2 ( j ). If patterned, conductive layer 28 of FIG.
- 2( f ) is preferably embedded in dielectric layer 29 to insure planarity of the ferroelectric delivery wafer.
- an optional second conductive layer 34 is formed on the, ferroelectric film as shown in FIGS. 2( h ) and 2 ( j ).
- a suitable anneal may be performed at this time to achieve desired ferroelectric properties.
- such an anneal is carried out at a temperature of about 600° C. or above.
- Carrier substrate 24 may be composed of one of the semiconducting materials described for semiconductor substrate 10 or it may be composed of a dielectric material like the kind mentioned above for dielectric layer 18 .
- the carrier substrate could also be a material with its thermal-expansion coefficient well-matched to Si. Some ceramics exhibit this property.
- conductive layer 28 which forms the top electrode of the capacitor of the present invention, and the optional second conductive layer 34 comprise one or more of the previously mentioned metals, noble metals, conductive nitrides, noble metal oxides, conductive oxides, conducting silicides, doped polycrystalline silicon, mixtures and multilayers thereof, which are used in forming conductive layers 16 in the CMOS structure.
- Second conductive layer 34 of the ferroelectric delivery wafer may further include an additional layer of a consumable material which can subsequently react with one or more layers of the CMOS structure during bonding.
- This consumable layer may be conductive, semiconducting, or insulating, and patterned before or after said step of bonding.
- the consumable layer is preferably formed from a material such as doped or undoped polycrystalline silicon which may react with a metal layer to form a conductive metal silicide.
- a consumable bonding layer may be present on either the ferroelectric delivery wafer or the CMOS structure prior to bonding
- a preferable embodiment comprises an oxidation-resistant silicide-forming metal such as Pt or Ir as the optional second conductive material of the ferroelectric delivery wafer, and a thin (5–50 nm) consumable polycrystalline silicon layer on the CMOS structure.
- Sacrificial release layer 26 may be an etch stop layer (for the situation in which the delivery wafer substrate is removed by etching). It may also be a surface layer of the delivery substrate that has been ion-implanted (before or after the ferroelectric deposition) with species such as hydrogen that become volatile upon heating. It may also be a deposited layer that is preferably thermally stable at the ferroelectric decomposition temperature, and easily selectively etched or decomposed without damage to the ferroelectric or conductive layers. Suitable deposited sacrificial release layers include, but are not limited to: GeO 2 , W, TiN, IrO 2 PdO, and WSi 2 .
- Sacrificial release layer 26 may further include an optional passivation layer to protect the transferred layers against the damaging conditions of the releasing process. This optional layer would typically be transferred with the ferroelectric and electrode layers, and be used in cases where the release process entailed exposure to hydrogen or other reducing species.
- Optional passivation layer materials include: Al 2 O 3 , TiO 2 , Ta 2 O 5 , Si 3 N 4 , and SiO 2 .
- Suitable ferroelectric materials that can be employed in the present invention include, but are not limited to: the perovskite-type oxides, layered ferroelectrics, compounds containing pyrochlore structures such as Cd 2 Nb 2 O 7 , potassium dihydrogen phosphates, phosphates of rubidium, cesium or arsenic and other like ferroelectric materials. Combinations of these ferroelectric materials or multilayers are also contemplated herein.
- High-epsilon materials may also be employed in the present invention as the high dielectric ferroelectric material.
- the high dielectric material may display a spontaneous electric polarization (for NVRAM) or not (DRAM).
- the ferroelectric film of the present invention be composed of a perovskite-type oxide.
- Aperovskite-type oxide@ is used herein to denote a material which includes at least one acidic oxide containing at least one metal from Group IVB (Ti, Zr or Hf), VB (V, Nb or Ta), VIB (Cr, Mo or W), VIIB (Mn or Re), IIIA (Al, Ga or In) or IB (Cu, Ag or Au) of the Periodic Table of Elements (CAS version) and at least one additional cation having a positive formal charge of from about 1 to about 3.
- Such perovskite-type oxides typically have the basic formula: ABO 3 wherein A is one of the above mentioned cations, and B is one of the above mentioned metals which forms the acidic oxide.
- Suitable perovskite-type oxides include, but are not limited to: titanate-based ferroelectrics, manganate-based materials, cuprate-based materials, tungsten bronze-type niobates, tantalates, or titanates, and bismuth layered-tantalates, niobates or titanates.
- titanate-based ferroelectrics manganate-based materials, cuprate-based materials, tungsten bronze-type niobates, tantalates, or titanates, and bismuth layered-tantalates, niobates or titanates.
- strontium bismuth tantalate strontium bismuth niobate, bismuth titanate, strontium bismuth tantalate niobate, lead zirconate titanate, lead lanthanum zirconate titanate, and compositions of these materials modified by the incorporation of dopants as the ferroelectric material.
- the ferroelectric wafer structure shown in FIG. 1( b ) is formed using conventional deposition processes well known to those skilled in the art.
- layers 26 and 28 of the delivery wafer may be formed by chemical vapor deposition (CVD), plasma-assisted CVD, sputtering, reactive sputtering, pulsed-laser deposition, chemical solution deposition, physical-vapor deposition, plating and other like deposition techniques.
- CVD chemical vapor deposition
- sputtering sputtering
- reactive sputtering reactive sputtering
- pulsed-laser deposition chemical solution deposition
- physical-vapor deposition plating and other like deposition techniques.
- the structure may optionally be planarized using conventional techniques such as chemical-mechanical polishing.
- the ferroelectric film is also formed using conventional deposition techniques well known to those skilled in the art including, but not limited to: chemical solution deposition (CSD), sol gel, metal-organic decomposition, spin coating, sputtering, reactive sputtering, metal-organic chemical vapor deposition, physical vapor deposition, plasma-assisted chemical vapor deposition, pulsed laser deposition, chemical vapor deposition, evaporation and like deposition techniques.
- CSD chemical solution deposition
- sol gel metal-organic decomposition
- spin coating sputtering, reactive sputtering, metal-organic chemical vapor deposition, physical vapor deposition, plasma-assisted chemical vapor deposition, pulsed laser deposition, chemical vapor deposition, evaporation and like deposition techniques.
- sputtering reactive sputtering
- metal-organic chemical vapor deposition physical vapor deposition
- plasma-assisted chemical vapor deposition plasma-assisted chemical vapor deposition
- the ferroelectric delivery wafer is placed in proximity to the CMOS structure of FIG. 1( a ) so that ferroelectric film 30 is in contact with patterned conductive electrode layer 16 u and the top surface of dielectric layer 18 .
- This intermediate structure is shown in FIG. 1( c ).
- the ferroelectric delivery wafer is optionally treated with one of the above mentioned surface treatments prior to bonding.
- an alignment process may be necessary to ensure proper placement of the delivery wafer on the CMOS structure.
- the intermediate structure of FIG. 1( c ) is then bonded at a temperature of less than about 600° C. so that bonding occurs between ferroelectric film 30 and the top dielectric layer of the CMOS structure as well as patterned conductive electrode layer 16 u .
- the annealing step is carried out in a substantially inert gas atmosphere, e.g. vacuum, He, Ar, N 2 , or mixtures thereof that can be optionally mixed with an oxidizing gas such as O 2 , steam, O 3 , N 2 O or H 2 O 2 .
- Highly preferred annealing temperatures that can be employed in the present invention are from about room temperature, i.e. 25EC, to about 600EC, with from about 100° to about 400° C. being more highly preferred.
- annealing is carried out for a time period of from about 1 minute to about 6 hours, with from about 2 minutes to about 3 hours being more highly preferred.
- the annealing step may be carried out using a single ramp cycle or multiple ramp and soak cycles can also be used.
- Bonding may be additionally facilitated using external pressure to push the bonding interfaces together, and/or by using the surface tension of a thin, removable liquid layer placed at the bonding interface.
- the thin liquid layer would typically be water, and could be removed by evaporation. Bonding may also be facilitated with the use of electric fields in processes known to the prior art as anodic bonding.
- sacrificial release layer 26 and carrier substrate 24 are removed from the structure, See FIG. 1( d ).
- the preferred method for removing the carrier substrate depends on the type of sacrificial release layer selected.
- One means of removing the carrier wafer is by a selective etch process.
- the ferroelectric film is bonded to the CMOS dielectric and the upper conductive electrode layer.
- the upper conductive electrode layer 16 u of the CMOS structure becomes the bottom electrode of the storage capacitor.
- the upper electrode 28 of the capacitor On top of the ferroelectric film is the upper electrode 28 of the capacitor.
- the capacitor i.e. upper conductive electrode layer (bottom electrode) 16 u , ferroelectric film 30 and conductive layer (upper electrode) 28 , is formed over the CMOS structure.
- the conductive electrode layer 16 u of the CMOS is not patterned in FIGS.
- ferroelectric film 30 would be directly bonded to the unpatterned conductive layer.
- the optional conductive layer would be bonded to the CMOS wafer.
- CMOS/FE structure may be optionally polished. Additional electrode and/or ferroelectric patterning steps may then be performed as required for electrical isolation of individual capacitor elements.
- a passivating material 32 as shown in FIG. 1( e ), may then be optionally formed on the surface of conductive layer 28 . Suitable passivating materials include: Al 2 3 , TiO 2 , Ta 2 O 5 , Si 3 N 4 and SiO 2 .
- the passivating material layer is formed using conventional deposition processes well known to those skilled in the art including, but not limited to: CVD, dip coating and spin-on coating. The thickness thereof is sufficient to prevent diffusion of air or moisture into the underlying layers of the integrated FE/CMOS structure.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (2)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/384,002 US7217969B2 (en) | 1999-08-26 | 2003-03-07 | Flip FERAM cell and method to form same |
US11/263,024 US7186573B2 (en) | 1999-08-26 | 2005-10-31 | Flip FERAM cell and method to form same |
US11/687,000 US7402857B2 (en) | 1999-08-26 | 2007-03-16 | Flip FERAM cell and method to form same |
US12/146,576 US7745863B2 (en) | 1999-08-26 | 2008-06-26 | Flip FERAM cell and method to form same |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/383,744 US6333202B1 (en) | 1999-08-26 | 1999-08-26 | Flip FERAM cell and method to form same |
US09/924,660 US6555859B2 (en) | 1999-08-26 | 2001-08-08 | Flip FERAM cell and method to form same |
US10/384,002 US7217969B2 (en) | 1999-08-26 | 2003-03-07 | Flip FERAM cell and method to form same |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/924,600 Division US6709484B2 (en) | 1998-11-05 | 2001-08-08 | Electrode self-cleaning mechanism for electro-kinetic air transporter conditioner devices |
US09/924,660 Division US6555859B2 (en) | 1999-08-26 | 2001-08-08 | Flip FERAM cell and method to form same |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/263,024 Continuation US7186573B2 (en) | 1999-08-26 | 2005-10-31 | Flip FERAM cell and method to form same |
US11/687,000 Division US7402857B2 (en) | 1999-08-26 | 2007-03-16 | Flip FERAM cell and method to form same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030155598A1 US20030155598A1 (en) | 2003-08-21 |
US7217969B2 true US7217969B2 (en) | 2007-05-15 |
Family
ID=23514524
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/383,744 Expired - Fee Related US6333202B1 (en) | 1999-08-26 | 1999-08-26 | Flip FERAM cell and method to form same |
US09/924,660 Expired - Lifetime US6555859B2 (en) | 1999-08-26 | 2001-08-08 | Flip FERAM cell and method to form same |
US10/384,002 Expired - Fee Related US7217969B2 (en) | 1999-08-26 | 2003-03-07 | Flip FERAM cell and method to form same |
US11/263,024 Expired - Fee Related US7186573B2 (en) | 1999-08-26 | 2005-10-31 | Flip FERAM cell and method to form same |
US11/687,000 Expired - Fee Related US7402857B2 (en) | 1999-08-26 | 2007-03-16 | Flip FERAM cell and method to form same |
US12/146,576 Expired - Fee Related US7745863B2 (en) | 1999-08-26 | 2008-06-26 | Flip FERAM cell and method to form same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/383,744 Expired - Fee Related US6333202B1 (en) | 1999-08-26 | 1999-08-26 | Flip FERAM cell and method to form same |
US09/924,660 Expired - Lifetime US6555859B2 (en) | 1999-08-26 | 2001-08-08 | Flip FERAM cell and method to form same |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/263,024 Expired - Fee Related US7186573B2 (en) | 1999-08-26 | 2005-10-31 | Flip FERAM cell and method to form same |
US11/687,000 Expired - Fee Related US7402857B2 (en) | 1999-08-26 | 2007-03-16 | Flip FERAM cell and method to form same |
US12/146,576 Expired - Fee Related US7745863B2 (en) | 1999-08-26 | 2008-06-26 | Flip FERAM cell and method to form same |
Country Status (1)
Country | Link |
---|---|
US (6) | US6333202B1 (en) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6333202B1 (en) * | 1999-08-26 | 2001-12-25 | International Business Machines Corporation | Flip FERAM cell and method to form same |
US9708707B2 (en) * | 2001-09-10 | 2017-07-18 | Asm International N.V. | Nanolayer deposition using bias power treatment |
US6607969B1 (en) * | 2002-03-18 | 2003-08-19 | The United States Of America As Represented By The Secretary Of The Navy | Method for making pyroelectric, electro-optical and decoupling capacitors using thin film transfer and hydrogen ion splitting techniques |
US6927073B2 (en) | 2002-05-16 | 2005-08-09 | Nova Research, Inc. | Methods of fabricating magnetoresistive memory devices |
DE10235814B3 (en) * | 2002-08-05 | 2004-03-11 | Infineon Technologies Ag | Process for detachably mounting a semiconductor substrate to be processed on a supporting wafer used in the production of semiconductor components comprises thinly grinding the substrate and removing the substrate from the wafer |
JP4525889B2 (en) * | 2002-08-14 | 2010-08-18 | セイコーエプソン株式会社 | Ferroelectric memory, ferroelectric memory manufacturing method, and semiconductor device manufacturing method |
JP2004165351A (en) * | 2002-11-12 | 2004-06-10 | Fujitsu Ltd | Method for manufacturing semiconductor device |
US9121098B2 (en) | 2003-02-04 | 2015-09-01 | Asm International N.V. | NanoLayer Deposition process for composite films |
US7713592B2 (en) * | 2003-02-04 | 2010-05-11 | Tegal Corporation | Nanolayer deposition process |
JP2005347682A (en) * | 2004-06-07 | 2005-12-15 | Oki Electric Ind Co Ltd | Method of manufacturing ferroelectric film capacitor |
US7088605B2 (en) * | 2004-07-02 | 2006-08-08 | Macronix International Co., Ltd. | FeRAM memory design using ROM array architecture |
KR101133499B1 (en) * | 2004-12-30 | 2012-04-05 | 매그나칩 반도체 유한회사 | Semiconductor device and method for fabricating the same |
US8030132B2 (en) * | 2005-05-31 | 2011-10-04 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device including peeling step |
JP4916680B2 (en) * | 2005-06-30 | 2012-04-18 | 株式会社半導体エネルギー研究所 | Manufacturing method and peeling method of semiconductor device |
US7585722B2 (en) * | 2006-01-10 | 2009-09-08 | International Business Machines Corporation | Integrated circuit comb capacitor |
CN1921005B (en) * | 2006-04-24 | 2012-02-08 | 清华大学 | High-speed and highly anti-radiation ferroelectric storage based on strain SiGe channel |
JP4983102B2 (en) * | 2006-06-06 | 2012-07-25 | Tdk株式会社 | Dielectric element |
US9040390B2 (en) | 2012-05-30 | 2015-05-26 | International Business Machines Corporation | Releasable buried layer for 3-D fabrication and methods of manufacturing |
US9751756B2 (en) | 2014-04-14 | 2017-09-05 | Apple Inc. | Method and system for CMOS based MEMS bump stop contact damage prevention |
US9305995B1 (en) | 2015-06-01 | 2016-04-05 | Cypress Semiconductor Corporation | Methods of fabricating an F-RAM |
KR102345675B1 (en) * | 2015-07-13 | 2021-12-31 | 에스케이하이닉스 주식회사 | Switched-Capacitor DC-DC converter and method of fabricating the same |
CN105140143B (en) * | 2015-07-30 | 2019-01-22 | 武汉新芯集成电路制造有限公司 | A kind of wafer bonding technique |
US9515075B1 (en) | 2015-08-31 | 2016-12-06 | Cypress Semiconductor Corporation | Method for fabricating ferroelectric random-access memory on pre-patterned bottom electrode and oxidation barrier |
FR3082999B1 (en) | 2018-06-22 | 2022-02-04 | Commissariat Energie Atomique | MIM STRUCTURE AND METHOD FOR MAKING SUCH A STRUCTURE |
CN110223976A (en) * | 2019-05-25 | 2019-09-10 | 上海浦睿信息科技有限公司 | A kind of large scale IC wafers and ferro-electricity single crystal thin-film integration structure |
CN110211915A (en) * | 2019-05-25 | 2019-09-06 | 上海浦睿信息科技有限公司 | A kind of large scale IC wafers and ferro-electricity single crystal thin-film integration technique |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5060191A (en) | 1988-07-08 | 1991-10-22 | Olympus Optical Co., Ltd. | Ferroelectric memory |
US5119329A (en) | 1989-10-20 | 1992-06-02 | Radiant Technologies | Memory cell based on ferro-electric non volatile variable resistive element |
US5216572A (en) | 1992-03-19 | 1993-06-01 | Ramtron International Corporation | Structure and method for increasing the dielectric constant of integrated ferroelectric capacitors |
US5330931A (en) | 1993-09-22 | 1994-07-19 | Northern Telecom Limited | Method of making a capacitor for an integrated circuit |
US5466629A (en) | 1992-07-23 | 1995-11-14 | Symetrix Corporation | Process for fabricating ferroelectric integrated circuit |
US5519566A (en) | 1994-06-15 | 1996-05-21 | Ramtron International Corporation | Method of manufacturing ferroelectric bismuth layered oxides |
US5535154A (en) | 1993-12-22 | 1996-07-09 | Nec Corporation | Semiconductor memory device with CMOS-inverter storage cells |
US5563762A (en) | 1994-11-28 | 1996-10-08 | Northern Telecom Limited | Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit |
US5580814A (en) | 1991-05-29 | 1996-12-03 | Ramtron International Corporation | Method for making a ferroelectric memory cell with a ferroelectric capacitor overlying a memory transistor |
US5593914A (en) | 1996-03-19 | 1997-01-14 | Radiant Technologies, Inc. | Method for constructing ferroelectric capacitor-like structures on silicon dioxide surfaces |
US5644838A (en) * | 1995-01-03 | 1997-07-08 | Texas Instruments Incorporated | Method of fabricating a focal plane array for hybrid thermal imaging system |
US5716875A (en) | 1996-03-01 | 1998-02-10 | Motorola, Inc. | Method for making a ferroelectric device |
US5719416A (en) | 1991-12-13 | 1998-02-17 | Symetrix Corporation | Integrated circuit with layered superlattice material compound |
US5804850A (en) | 1995-03-17 | 1998-09-08 | Radiant Technologies, Inc. | Ferroelectric based capacitor cell for use in memory systems |
US5838035A (en) | 1995-06-28 | 1998-11-17 | Bell Communications Research, Inc. | Barrier layer for ferroelectric capacitor integrated on silicon |
US6051858A (en) * | 1996-07-26 | 2000-04-18 | Symetrix Corporation | Ferroelectric/high dielectric constant integrated circuit and method of fabricating same |
US6180447B1 (en) * | 1997-02-27 | 2001-01-30 | Samsung Electronics Co., Ltd. | Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling material |
US6198652B1 (en) * | 1998-04-13 | 2001-03-06 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor integrated memory device |
US6242298B1 (en) * | 1997-08-29 | 2001-06-05 | Kabushiki Kaisha Toshiba | Semiconductor memory device having epitaxial planar capacitor and method for manufacturing the same |
US6307228B1 (en) | 1997-08-06 | 2001-10-23 | Fujitsu Limited | Semiconductor device with perovskite capacitor and its manufacture method |
US6322849B2 (en) | 1998-11-13 | 2001-11-27 | Symetrix Corporation | Recovery of electronic properties in hydrogen-damaged ferroelectrics by low-temperature annealing in an inert gas |
US6388285B1 (en) * | 1999-06-04 | 2002-05-14 | International Business Machines Corporation | Feram cell with internal oxygen source and method of oxygen release |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2330931A (en) * | 1942-06-04 | 1943-10-05 | Roy M Stafford | Electrode holder |
US5260233A (en) * | 1992-11-06 | 1993-11-09 | International Business Machines Corporation | Semiconductor device and wafer structure having a planar buried interconnect by wafer bonding |
US5272104A (en) * | 1993-03-11 | 1993-12-21 | Harris Corporation | Bonded wafer process incorporating diamond insulator |
DE4433330C2 (en) * | 1994-09-19 | 1997-01-30 | Fraunhofer Ges Forschung | Method for producing semiconductor structures with advantageous high-frequency properties and a semiconductor wafer structure |
US5674758A (en) * | 1995-06-06 | 1997-10-07 | Regents Of The University Of California | Silicon on insulator achieved using electrochemical etching |
FR2748850B1 (en) * | 1996-05-15 | 1998-07-24 | Commissariat Energie Atomique | PROCESS FOR MAKING A THIN FILM OF SOLID MATERIAL AND APPLICATIONS OF THIS PROCESS |
KR970077668A (en) * | 1996-05-30 | 1997-12-12 | 김광호 | PZT thin film memory and its manufacturing method |
US5882987A (en) * | 1997-08-26 | 1999-03-16 | International Business Machines Corporation | Smart-cut process for the production of thin semiconductor material films |
JP3445925B2 (en) * | 1997-10-07 | 2003-09-16 | シャープ株式会社 | Method for manufacturing semiconductor storage element |
US5972722A (en) * | 1998-04-14 | 1999-10-26 | Texas Instruments Incorporated | Adhesion promoting sacrificial etch stop layer in advanced capacitor structures |
US6195220B1 (en) * | 1998-05-21 | 2001-02-27 | Seagate Technology Llc | Method and apparatus utilizing field ratioing demodulation techniques for a null-type servo pattern |
US6333202B1 (en) * | 1999-08-26 | 2001-12-25 | International Business Machines Corporation | Flip FERAM cell and method to form same |
JP3582060B2 (en) * | 1999-11-18 | 2004-10-27 | 本田技研工業株式会社 | Fuel cell system |
-
1999
- 1999-08-26 US US09/383,744 patent/US6333202B1/en not_active Expired - Fee Related
-
2001
- 2001-08-08 US US09/924,660 patent/US6555859B2/en not_active Expired - Lifetime
-
2003
- 2003-03-07 US US10/384,002 patent/US7217969B2/en not_active Expired - Fee Related
-
2005
- 2005-10-31 US US11/263,024 patent/US7186573B2/en not_active Expired - Fee Related
-
2007
- 2007-03-16 US US11/687,000 patent/US7402857B2/en not_active Expired - Fee Related
-
2008
- 2008-06-26 US US12/146,576 patent/US7745863B2/en not_active Expired - Fee Related
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5060191A (en) | 1988-07-08 | 1991-10-22 | Olympus Optical Co., Ltd. | Ferroelectric memory |
US5119329A (en) | 1989-10-20 | 1992-06-02 | Radiant Technologies | Memory cell based on ferro-electric non volatile variable resistive element |
US5580814A (en) | 1991-05-29 | 1996-12-03 | Ramtron International Corporation | Method for making a ferroelectric memory cell with a ferroelectric capacitor overlying a memory transistor |
US5719416A (en) | 1991-12-13 | 1998-02-17 | Symetrix Corporation | Integrated circuit with layered superlattice material compound |
US5216572A (en) | 1992-03-19 | 1993-06-01 | Ramtron International Corporation | Structure and method for increasing the dielectric constant of integrated ferroelectric capacitors |
US5466629A (en) | 1992-07-23 | 1995-11-14 | Symetrix Corporation | Process for fabricating ferroelectric integrated circuit |
US5330931A (en) | 1993-09-22 | 1994-07-19 | Northern Telecom Limited | Method of making a capacitor for an integrated circuit |
US5535154A (en) | 1993-12-22 | 1996-07-09 | Nec Corporation | Semiconductor memory device with CMOS-inverter storage cells |
US5519566A (en) | 1994-06-15 | 1996-05-21 | Ramtron International Corporation | Method of manufacturing ferroelectric bismuth layered oxides |
US5563762A (en) | 1994-11-28 | 1996-10-08 | Northern Telecom Limited | Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit |
US5644838A (en) * | 1995-01-03 | 1997-07-08 | Texas Instruments Incorporated | Method of fabricating a focal plane array for hybrid thermal imaging system |
US5804850A (en) | 1995-03-17 | 1998-09-08 | Radiant Technologies, Inc. | Ferroelectric based capacitor cell for use in memory systems |
US5838035A (en) | 1995-06-28 | 1998-11-17 | Bell Communications Research, Inc. | Barrier layer for ferroelectric capacitor integrated on silicon |
US5716875A (en) | 1996-03-01 | 1998-02-10 | Motorola, Inc. | Method for making a ferroelectric device |
US5593914A (en) | 1996-03-19 | 1997-01-14 | Radiant Technologies, Inc. | Method for constructing ferroelectric capacitor-like structures on silicon dioxide surfaces |
US6051858A (en) * | 1996-07-26 | 2000-04-18 | Symetrix Corporation | Ferroelectric/high dielectric constant integrated circuit and method of fabricating same |
US6180447B1 (en) * | 1997-02-27 | 2001-01-30 | Samsung Electronics Co., Ltd. | Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling material |
US6307228B1 (en) | 1997-08-06 | 2001-10-23 | Fujitsu Limited | Semiconductor device with perovskite capacitor and its manufacture method |
US6242298B1 (en) * | 1997-08-29 | 2001-06-05 | Kabushiki Kaisha Toshiba | Semiconductor memory device having epitaxial planar capacitor and method for manufacturing the same |
US6198652B1 (en) * | 1998-04-13 | 2001-03-06 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor integrated memory device |
US6322849B2 (en) | 1998-11-13 | 2001-11-27 | Symetrix Corporation | Recovery of electronic properties in hydrogen-damaged ferroelectrics by low-temperature annealing in an inert gas |
US6388285B1 (en) * | 1999-06-04 | 2002-05-14 | International Business Machines Corporation | Feram cell with internal oxygen source and method of oxygen release |
Non-Patent Citations (1)
Title |
---|
Abstract RD 405035 A. |
Also Published As
Publication number | Publication date |
---|---|
US7402857B2 (en) | 2008-07-22 |
US20060049443A1 (en) | 2006-03-09 |
US6555859B2 (en) | 2003-04-29 |
US20020028549A1 (en) | 2002-03-07 |
US7745863B2 (en) | 2010-06-29 |
US6333202B1 (en) | 2001-12-25 |
US20080258194A1 (en) | 2008-10-23 |
US7186573B2 (en) | 2007-03-06 |
US20070164337A1 (en) | 2007-07-19 |
US20030155598A1 (en) | 2003-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7745863B2 (en) | Flip FERAM cell and method to form same | |
US6773982B2 (en) | Feram cell with internal oxygen source and method of oxygen release | |
US6548343B1 (en) | Method of fabricating a ferroelectric memory cell | |
KR100901950B1 (en) | Fabricating an embedded ferroelectric memory cell | |
US6635528B2 (en) | Method of planarizing a conductive plug situated under a ferroelectric capacitor | |
US6576546B2 (en) | Method of enhancing adhesion of a conductive barrier layer to an underlying conductive plug and contact for ferroelectric applications | |
EP1276139B1 (en) | Capacitor and method of manufacturing the same | |
TW529130B (en) | Semiconductor integrated circuit device and process for manufacturing the same | |
JP5668303B2 (en) | Semiconductor device and manufacturing method thereof | |
US20060214204A1 (en) | Ferroelectric structures and devices including upper/lower electrodes of different metals and methods of forming the same | |
JP2001230382A (en) | Contact etching containing no hydrogen for forming ferroelectric capacitor | |
US7892916B2 (en) | Semiconductor device and fabricating method thereof | |
EP1142021A1 (en) | Reduced diffusion of a mobile ion from a metal oxide ceramic into the substrate | |
JP4699408B2 (en) | Electronic device and manufacturing method thereof | |
US20040000687A1 (en) | Ferroelectric capacitors with metal oxide for inhibiting fatigue and methods of forming the same | |
JP5556059B2 (en) | Manufacturing method of semiconductor device | |
JP4671194B2 (en) | Semiconductor device and manufacturing method thereof | |
JP3797413B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100308369B1 (en) | Capacitor Structure for Integrated Circuit and Manufacturing Method Thereof | |
JPH11121696A (en) | Manufacture of dielectric capacitor and manufacture of semiconductor storage device | |
JP2002094025A (en) | Semiconductor device | |
JPH11204475A (en) | Manufacture of semiconductor device | |
JPWO2004075296A1 (en) | Method for manufacturing ferroelectric capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20110515 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |