US7208997B2 - Charge pump power supply circuit - Google Patents

Charge pump power supply circuit Download PDF

Info

Publication number
US7208997B2
US7208997B2 US11/143,572 US14357205A US7208997B2 US 7208997 B2 US7208997 B2 US 7208997B2 US 14357205 A US14357205 A US 14357205A US 7208997 B2 US7208997 B2 US 7208997B2
Authority
US
United States
Prior art keywords
circuit
power supply
charging
charge pump
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/143,572
Other versions
US20050270086A1 (en
Inventor
Yasuyuki Sohara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Assigned to RENESAS TECHNOLOGY CORP. reassignment RENESAS TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SOHARA, YASUYUKI
Publication of US20050270086A1 publication Critical patent/US20050270086A1/en
Priority to US11/727,228 priority Critical patent/US20070159233A1/en
Application granted granted Critical
Publication of US7208997B2 publication Critical patent/US7208997B2/en
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: RENESAS TECHNOLOGY CORP.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps

Definitions

  • the present invention relates to a charge pump power supply circuit that generates voltage by charging and discharging a capacitor.
  • a booster circuit and an inverter circuit are used in charge pump power supply circuits.
  • the booster circuit boosts up an input voltage and the inverting circuit inverts the boosted voltage and outputs the inverted voltage.
  • MOS metal-oxide semiconductor
  • MOS transistors are used as switches in a charging-discharging circuit in the charge pump power supply circuits.
  • FIG. 9 is circuit diagram of a basic structure of the charge pump power supply circuit (booster circuit).
  • a source electrode of a PMOS (p-channel metal-oxide semiconductor) transistor Q 1 is connected to an input power supply Vin, and a drain electrode of the PMOS transistor Q 1 is connected to one of the electrodes of a flying capacitor C 1 .
  • a drain electrode of an NMOS (n-channel metal-oxide semiconductor) transistor Q 2 is connected to the other electrode of the flying capacitor C 1 , and a source electrode of the NMOS transistor Q 2 is grounded.
  • a charge-control signal TC that is generated by a control circuit 30 is applied directly to a gate electrode of the NMOS transistor Q 2 and applied to a gate electrode of the PMOS transistor Q 1 via an inverter Q 5 .
  • a source electrode of an NMOS transistor Q 3 is connected to the input power supply Vin, and a drain electrode of the NMOS transistor Q 3 is connected to the other electrode of the flying capacitor C 1 .
  • a source electrode of a PMOS transistor Q 4 is connected to the one of the electrodes and an output capacitor C 2 is disposed between a drain electrode of the PMOS transistor Q 4 and a ground.
  • a discharge-control signal TD that is generated by the control circuit 30 is applied directly to a gate electrode of the NMOS transistor Q 3 and applied to a gate electrode of the PMOS transistor Q 4 via an inverter Q 6 .
  • FIG. 10 is a time chart of the operations of the charge pump power supply circuit.
  • the charge-control signal TC and the discharge-control signal TD that are generated by the control circuit 30 are control signals that regulate a charge cycle.
  • the charge-control signal TC and the discharge-control signal TD are signals of a binary level that repeat a high-level period and a low-level period alternately, while the polarities differ with the same duty ratio. Therefore, during a period when the level of the charge-control signal TC is high and the level of the discharge-control signal TD is low, each of the PMOS transistor Q 1 and the NMOS transistor Q 2 performs an ON operation. Moreover, during a period when the level of the discharge-control signal TD is high and the level of the charge-control signal TC is low, each of the NMOS transistor Q 3 and the PMOS transistor Q 4 perform an ON operation.
  • the PMOS transistor Q 1 that is disposed in series between the input power supply Vin and the ground, and the PMOS transistor Q 1 and the NMOS transistor Q 2 in a series circuit of the flying capacitor C 1 and the NMOS transistor Q 2 , perform an ON operation.
  • a charging current I 1 flows and a charging operation for the flying capacitor C 1 is performed.
  • the NMOS transistor Q 3 that is disposed between the input power supply Vin and the ground, and the NMOS transistor Q 3 and the PMOS transistor Q 4 in series circuit of the flying capacitor C 1 , the PMOS transistor Q 4 , and the output capacitor C 2 , perform ON operation.
  • a discharging current 12 flows and a discharging operation (boosting operation) in which a voltage that is obtained by adding a voltage of the input power supply Vin to a charging voltage of the flying capacitor C 1 is transferred to the output capacitor C 2 , is performed.
  • a voltage Vout is obtained in which the voltage of the input power supply Vin is boosted in the output capacitor C 2 .
  • an electric charge is stored in the flying capacitor C 1 and to reduce a loss while transferring the electric charge stored in the flying capacitor C 1 to the output capacitor C 2 .
  • four MOS transistors that are switches, which have a small ON-state resistance, are used.
  • high rush currents 33 and 34 flow at a time of start up. If the operation is repeated under these conditions, there is a negative effect on the input power supply Vin. Similar problem occurs even in a discharging circuit of an inverting circuit (not shown) of the charge pump power supply circuit.
  • a constant-current circuit is provided between an input power supply and an output capacitance.
  • an operation of a charge pump circuit is stopped and charging up to a voltage of output capacitance is performed by the constant-current circuit.
  • a normal operation of the charge pump is started.
  • the method disclosed in the Japanese Patent Application Laid-open Publication No. 2003-18822 can reduce the rush current; however, because the voltage of the output capacitor becomes double the input voltage, the rush current flows for charging the output capacitor up to twice the input voltage.
  • a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors; two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
  • a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage; two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor, at least one of the two boosting units includes a plurality of parallel connected MOS transistors; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
  • a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors; two inverting units that perform an operation of inverting the voltage stored in the capacitor and outputting the inverted voltage; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
  • FIG. 1 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a first embodiment of the present invention
  • FIG. 2 is a time chart of the operation of the charge pump power supply circuit (booster circuit) shown in FIG. 1 ;
  • FIG. 3 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a second embodiment of the present invention
  • FIG. 4 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a third embodiment of the present invention.
  • FIG. 5 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fourth embodiment of the present invention.
  • FIG. 6 is a time chart of the operation of the charge pump power supply circuit (inverting circuit) shown in FIG. 5 ;
  • FIG. 7 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fifth embodiment of the present invention.
  • FIG. 8 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a sixth embodiment of the present invention.
  • FIG. 9 is a circuit diagram of a basic structure of a charge pump power supply circuit (booster circuit).
  • FIG. 10 is a time chart of the operation of the conventional charge pump power supply circuit (booster circuit) shown in FIG. 9 .
  • FIG. 1 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a first embodiment of the present invention.
  • a source electrode of each of three parallel connected PMOS transistors Q 11 , Q 12 , and Q 13 is connected to an input power supply Vin and a drain electrode of each of the PMOS transistors Q 11 , Q 12 , and Q 13 is connected to one of the electrodes of a flying capacitor C 1 .
  • a drain electrode of an NMOS transistor Q 2 is connected to the other electrode of the flying capacitor C 1 , and a source electrode of the NMOS transistor Q 2 is grounded.
  • a source electrode of each of three parallel connected NMOS transistors Q 31 , Q 32 , and Q 33 is connected to the input power supply Vin and a drain electrode of each of the NMOS transistors Q 31 , Q 32 , and Q 33 is connected to the other electrode of the flying capacitor C 1 .
  • a source electrode of a PMOS transistor Q 4 is connected to the one of the electrodes of the flying capacitor C 1 , and an output capacitor C 2 is connected between a drain electrode of the PMOS transistor Q 4 and the ground.
  • a charge-control signal TC 1 that is generated by a control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q 2 and applied to a gate electrode of the PMOS transistor Q 11 via an inverter Q 51 .
  • a discharge-control signal TD 1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q 31 and applied to a gate electrode of the PMOS transistor Q 4 via an inverter Q 6 .
  • the control circuit 3 generates time-series control signals S 2 and S 3 that are binary level signals.
  • the time-series control signals S 2 and S 3 as well, have low level at a time of a power supply start up and when a predetermined time is elapsed (for example time equivalent to the number of the charge-control signals TC 1 or the discharge-control signal TD 1 equal to a duty ratio) the time-series control signals S 2 and S 3 rise from the low level to a high level.
  • a correlation between periods that are low level in the time-series control signals S 2 and S 3 is, the time-series control signal S 2 ⁇ the time-series control signal S 3 .
  • These periods that are low level are delay times that regulate an operation cycle described later, and mainly are delay times that depend on a time constant of a capacitance of two capacitors and a series ON-state resistance of an MOS transistor.
  • the charge-control signal TC 1 and the time-series control signal S 2 are supplied to an AND gate 5
  • the charge-control signal TC 1 and the time-series control signal S 3 are supplied to an AND gate 4
  • Charge-control signals TC 2 and TC 3 are generated by the AND gates 5 and 4 respectively.
  • the charge-control signal TC 2 that is output from the AND gate 5 is applied to a gate electrode of the PMOS transistor Q 12 via an inverter Q 52 .
  • the charge-control signal TC 3 that is output from the AND gate 4 is applied to a gate electrode of the PMOS transistor Q 13 via an inverter Q 53 .
  • AND gastes 6 and 7 generate respective signals TD 2 and TD 3 , corresponding to; the time-series control signals S 2 and S 3 .
  • the discharge-control signal TD 2 that is output from the AND gate 6 is applied directly to a gate electrode of the NMOS transistor Q 32 .
  • the discharge-control signal TD 3 that is output from the AND gate 7 is applied directly to a gate electrode of the NMOS transistor Q 33 .
  • a PMOS transistor on a side of the input power supply Vin is formed by the PMOS transistors Q 11 , Q 12 , and Q 13 , and an NMOS transistor on a ground side is formed by one NMOS transistor Q 2 as in the basic structure.
  • an NMOS transistor on a side of the input power supply Vin is formed by the NMOS transistors Q 31 , Q 32 , and Q 33 , and a PMOS transistor on a side of boosted output is formed by one PMOS transistor Q 4 as in the basic structure.
  • the combined ON-state resistance of the PMOS transistors Q 11 , Q 12 , and Q 13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit.
  • the combined ON-state resistance of the three NMOS transistors Q 31 , Q 32 , and Q 33 that are connected in parallel is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
  • the correlation between the ON-state resistances of the PMOS transistors Q 11 , Q 12 , and Q 13 is Q 11 >Q 12 >Q 13 .
  • the correlation between the ON-state resistances of the NMOS transistors Q 31 , Q 32 , and Q 33 is Q 31 >Q 32 >Q 33 .
  • FIG. 2 is a time chart of a rush-current limiting operation performed by the charge pump power supply circuit shown in FIG. 1 .
  • the charge pump power supply circuit performs a booster operation in three operation cycles.
  • the first operation cycle T 1 is an operation cycle immediately after the power supply start up, and since in the first operation cycle T 1 , both the time-series control signals S 2 and S 3 have low level, the charge-control signals TC 2 and TC 3 as well as the discharge-control signals TD 2 and TD 3 have low level. Therefore, during a predetermined time T 1 immediately after the power supply start up, because of the charge-control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform an ON-OFF operation, and because of the discharge-control signal TD 1 , the NMOS transistor Q 31 and the PMOS transistor Q 4 perform the ON-OFF operation.
  • the time-series control signal S 2 becomes high level as well as the charge-control signal TC 2 and the discharge-control signal TD 2 become high level. Since the time-series control signal S 3 has low level as it has been, the charge-control signal TC 3 and the discharge-control signal TD 3 have low level as they have been. Therefore, during the second operation cycle T 2 , because of the charge-control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform the ON-OFF operation, and because of the discharge-control signal TD 1 , the NMOS transistor Q 31 and the PMOS transistor Q 4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC 2 , the PMOS transistor Q 12 performs the ON-OFF operation and because of the discharge-control signal TD 2 , the NMOS transistor Q 32 performs the ON-OFF operation.
  • the charge-control signal TC 3 and the discharge-control signal TD 3 as well become high level. Therefore, during the third operation cycle T 3 , because of the charge-control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform the ON-OFF operation, and because of the discharge-control signal TD 1 , the NMOS transistor Q 31 and the PMOS transistor Q 4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC 2 , the PMOS transistor Q 12 performs the ON-OFF operation, and because of the discharge-control signal TD 2 , the NMOS transistor Q 32 performs the ON-OFF operation. Further, because of the charge-control signal TC 3 , the PMOS transistor Q 13 performs the ON-OFF operation and because of the discharge-control signal TD 3 , the NMOS transistor Q 33 performs the ON-OFF operation.
  • the rush current is included in a charging current I 1 and a discharging current I 2 .
  • a peak value of the rush current to the flying capacitor C 1 is determined by the input power supply Vin and a series ON-state resistance of the MOS transistors that are disposed in series, which form the charging circuit and the discharging circuit.
  • the charging circuit is formed by using the PMOS transistor Q 11 that has the highest ON-state resistance, and at the same time the discharging circuit is formed by using the NMOS transistor Q 31 that has the highest ON-state resistance. By doing so, it is possible to reduce a peak value of rush currents 8 and 9 that are included in the charging current I 1 and the discharging current I 2 .
  • the combined ON-state resistance is reduced by connecting the NMOS transistor Q 32 that has a second highest ON-state resistance, in parallel with the NMOS transistor Q 31 .
  • power that is supplied to the output Vout increases to become the boosted electric power that is necessary.
  • a third charge-control signal TC 3 and a third discharge-control signal TD 3 are created, and in the charging circuit, the combined ON-state resistance is reduced (to approximately 1 ohm) by connecting the PMOS transistor Q 13 that has a third highest ON-state resistance, in parallel with the PMOS transistors Q 11 and Q 12 .
  • an actual ON-state resistance is reduced (to approximately 1 ohm) by connecting the NMOS transistor Q 33 that has a third highest ON-state resistance, in parallel with the NMOS transistors Q 31 and Q 32 . This condition is maintained from here onward. Because of this, the boosted electric power that is necessary for the output Vout is supplied.
  • each of an MOS transistor on the side of the input power supply out of two MOS transistors that perform the charging operation and an MOS transistor on the side of the input power supply out of two MOS transistors that perform the discharging operation are formed by three MOS transistors connected in parallel.
  • a structure is formed such that the corresponding MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in a time series in a descending order from the one that has the high ON-state resistance.
  • FIG. 3 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a second embodiment of the present invention.
  • a source electrode of a PMOS transistor Q 1 is connected to the input power supply Vin and a drain electrode of the PMOS transistor Q 1 is connected to one of the electrodes of the flying capacitor C 1 .
  • a drain electrode of each of three parallel connected NMOS transistors Q 21 , Q 22 , and Q 23 is connected to the other electrode of the flying capacitor C 1 , and a source electrode of each of the NMOS transistors Q 21 , Q 22 , and Q 23 is grounded.
  • a source electrode of an NMOS transistor Q 3 is connected to the input power supply Vin, and a drain electrode of the NMOS transistor Q 3 is connected to the other electrode of the flying capacitor C 1 .
  • a source electrode of each of three parallel connected PMOS transistors Q 41 , Q 42 , and Q 43 is connected to the one of the electrodes of the flying capacitor C 1 , and the output capacitor C 2 is disposed between a drain electrode of each of the PMOS transistors Q 41 , Q 42 , and Q 43 and the ground.
  • the charge-control signal TC 1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q 21 and applied to a gate electrode of the PMOS transistor Q 1 via an inverter Q 5 .
  • the discharge control signal TD 1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q 3 and applied to a gate electrode of the PMOS transistor Q 41 via an inverter Q 61 .
  • the distribution circuit 2 outputs the charge-control signals TC 2 and TC 3 and the discharge-control signals TD 2 and TD 3 , which are the same as those according to the first embodiment.
  • the charge-control signal TC 2 is applied to a gate electrode of the NMOS transistor Q 22 and the charge-control signal TC 3 is applied to a gate electrode of the NMOS transistor Q 23 .
  • the discharge-control signal TD 2 is applied to a gate electrode of the PMOS transistor Q 42 via an inverter Q 62
  • the discharge-control signal TD 3 is applied to a gate electrode of the PMOS transistor Q 43 via an inverter Q 63 .
  • a PMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q 1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q 21 , Q 22 , and Q 23 .
  • an MOS transistor on the side of the input power supply Vin is formed by the NMOS transistor Q 3 as in the basic structure, and the side of boosted output is formed by the PMOS transistors Q 41 , Q 42 , and Q 43 .
  • the combined ON-state resistance of the NMOS transistors Q 21 , Q 22 , and Q 23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the charging circuit in the basic structure of the booster charge pump circuit.
  • the combined ON-state resistance of the PMOS transistors Q 41 , Q 42 , and Q 43 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
  • the correlation between the ON-state resistances of the NMOS transistors Q 21 , Q 22 , and Q 23 is Q 21 >Q 22 >Q 23 .
  • the correlation between the ON-state resistances of the PMOS transistors Q 41 , Q 42 , and Q 43 is Q 41 >Q 42 >Q 43 .
  • the rush current can be limited because the PMOS transistor Q 41 and the NMOS transistor Q 21 that has the highest ON-state resistance, are introduced in the discharging circuit and the charging circuit. Then, as the predetermined time is elapsed, the PMOS transistor Q 42 and the NMOS transistor Q 22 that have the second highest ON-state resistance, are introduced additionally. Further, as the predetermined time is elapsed, the PMOS transistor Q 43 and the NMOS transistor Q 23 that have the third highest ON-state resistance, are introduced additionally, and this condition is maintained from here onward. Thus, the boosted electric power that is necessary for the output Vout is obtained.
  • each of an MOS transistor on the ground side out of two MOS transistors that perform the charging operation and an MOS transistor on the side of the boosted voltage out of two MOS transistors that perform the boosting operation is formed by three MOS transistors connected in parallel.
  • a structure is formed such that the corresponding MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in time series in a descending order from the one that has the high ON-state resistance.
  • FIG. 4 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a third embodiment of the present invention.
  • boost circuit charge pump power supply circuit
  • the source electrode of each of the parallel connected PMOS transistors Q 11 , Q 12 , Q 13 is connected to the input power supply Vin and the drain electrode of each of the PMOS transistors Q 11 , Q 12 , and Q 13 is connected to the one of the electrodes of the flying capacitor C 1 .
  • each of the parallel connected NMOS transistors Q 21 , Q 22 , and Q 23 is connected to the other electrode of the flying capacitor C 1 , and the source electrode of each of the NMOS transistors Q 21 , Q 22 , and Q 23 is grounded.
  • each of the parallel connected NMOS transistors Q 31 , Q 32 , and Q 33 is connected to the input power supply and the drain electrode of each of the NMOS transistors Q 31 , Q 32 , and Q 33 is connected to the other electrode of the flying capacitor C 1 .
  • the source electrode of each of the three PMOS transistors Q 41 , Q 42 , and Q 43 is connected to the one of the electrodes of the flying capacitor C 1 , and the output capacitor C 2 is connected between the drain electrode of each of the PMOS transistors Q 41 , Q 42 , and Q 43 and the ground.
  • the charge-control signal TC 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 21 and applied to the gate electrode of the PMOS transistor Q 11 via the inverter Q 51 .
  • the discharge-control signal TD 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 31 and applied to the gate electrode of the PMOS transistor Q 41 via the inverter Q 61 .
  • the distribution circuit 2 outputs the charge-control signals TC 2 and TC 3 and the discharge-control signals TD 2 and TD 3 , which are the same as those according to the first embodiment.
  • the charge-control signal TC 2 is applied directly to the gate electrode of the NMOS transistor Q 22 and applied to the gate electrode of the PMOS transistor Q 12 via the inverter Q 52 .
  • the charge-control signal TC 3 is applied to the gate electrode of the NMOS transistor Q 23 and applied to the PMOS transistor Q 13 via the inverter Q 53 .
  • the discharge-control signal TD 2 is applied directly to the gate electrode of the NMOS transistor Q 32 and applied to the gate electrode of the PMOS transistor Q 42 via the inverter Q 62 .
  • the discharge-control signal TD 3 is applied directly to the gate electrode of the NMOS transistor Q 33 and applied to the gate electrode of the PMOS transistor Q 43 via the inverter Q 63 .
  • an MOS transistor on the side of the input power supply Vin is formed by the PMOS transistors Q 11 , Q 12 , and Q 13 and an MOS transistor on the ground side is formed by the NMOS transistor Q 21 , Q 22 , and Q 23 .
  • an MOS transistor on the side of the input power supply Vin is formed by the NMOS transistors Q 31 , Q 32 , and Q 33 , and an MOS transistor on the side of the boosted output is formed by the PMOS transistors Q 41 , Q 42 , and Q 43 .
  • the combined ON-state resistance of the PMOS transistors Q 11 , Q 12 , and Q 13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding PMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit.
  • the combined ON-state resistance of the NMOS transistors Q 21 , Q 22 , and Q 23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding NMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit.
  • the combined ON-state resistance of the NMOS transistors Q 31 , Q 32 , and Q 33 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
  • the combined ON-state resistance of the three PMOS transistors Q 41 , Q 42 , and Q 43 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding PMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
  • the correlation between the ON-state resistances of the PMOS transistors Q 11 , Q 12 , and Q 13 is Q 11 >Q 12 >Q 13 .
  • the correlation between the ON-state resistances of the NMOS transistors Q 21 , Q 22 , and Q 23 is Q 21 >Q 22 >Q 23 .
  • the correlation between the ON-state resistances of the three NMOS transistors Q 31 , Q 32 , and Q 33 is Q 31 >Q 32 >Q 33
  • the correlation between the ON-state resistances of the three PMOS transistors Q 41 , Q 42 , and Q 43 is Q 41 >Q 42 >Q 43 .
  • the PMOS transistor Q 43 , the NMOS transistor Q 33 , the NMOS transistor Q 23 , and the PMOS transistor Q 13 that has the third highest ON-state resistance are introduced additionally, and this condition is maintained from here onward.
  • the boosted electric power that is necessary for the output Vout is obtained.
  • each of two MOS transistors that perform the charging operation and two MOS transistors that perform boosting operation is formed by three MOS transistors connected in parallel.
  • a structure is formed such that the four MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in time series in a descending order from the one that has the high ON-state resistance.
  • FIG. 5 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fourth embodiment of the present invention.
  • a charge pump power supply circuit inverting circuit, in a basic circuit 10 a of the inverting circuit, the source electrode of each of the three PMOS transistors Q 11 , Q 12 , and Q 13 is connected to the input power supply Vin, and the drain electrode of each of the PMOS transistors Q 11 , Q 12 , and Q 13 is connected to the one of the electrodes of the flying capacitor C 1 .
  • the drain electrode of the NMOS transistor Q 2 is connected to the other electrode of the flying capacitor C 1 , and the source electrode of the NMOS transistor Q 2 is grounded.
  • the drain electrode of the NMOS transistor Q 3 is connected to the other electrode of the flying capacitor C 1 , and the output capacitor C 2 is disposed between the source electrode of the NMOS transistor Q 3 and the ground.
  • the drain electrode of the PMOS transistor Q 4 is connected to the one of the electrodes of the flying capacitor C 1 and a source electrode of the PMOS transistor Q 4 is grounded.
  • the charge-control signal TC 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 2 and applied to the gate electrode of the PMOS transistor Q 11 via the inverter Q 51 .
  • the discharge-control signal TD 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 3 , as well as on the gate electrode of the PMOS transistor Q 4 via the inverter Q 6 .
  • the charge-control signal TC 1 and the time-series control signal S 2 are supplied to the AND gate 5
  • the charge-control signal TC 1 and the time-series control signal S 3 are supplied to the AND gate 4
  • the charge-control signals TC 2 and TC 3 are generated by the AND gates 5 and 4 respectively.
  • the charge-control signal TC 2 that is output from the AND gate 5 is applied to the gate electrode of the PMOS transistor Q 12 via the inverter Q 52 .
  • the charge-control signal TC 3 that is output from the AND gate 4 is applied to the gate electrode of the PMOS transistor Q 13 via the inverter Q 53 .
  • a PMOS transistor on the side of the input power supply Vin is formed by the three PMOS transistors Q 11 , Q 12 , and Q 13 , and an NMOS transistor on the ground side is formed by one NMOS transistor Q 2 as in the basic structure.
  • the combined ON-state resistance of the PMOS transistors Q 11 , Q 12 , and Q 13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit.
  • the correlation between the ON-state resistance of the three PMOS transistors Q 11 , Q 12 , and Q 13 is Q 11 >Q 12 >Q 13 .
  • FIG. 6 is a time chart of a rush-current limiting operation performed by the charge pump power supply circuit shown in FIG. 5 .
  • the charge pump power supply circuit inverting circuit showed in FIG. 5 , an inverting operation in performed according to three operation cycles T 1 , T 2 , and T 3 .
  • the first operation cycle T 1 is an operation cycle immediately after the power supply start up, and since in the first operation cycle T 1 both the time-series control signals S 2 and S 3 have low level, the charge-control signals TC 2 and TC 3 are low level. Therefore, during the predetermined time T 1 immediately after the power supply start up, because of the charge-control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform the ON-OFF operation, and because of the discharge-control signal TD 1 , the NMOS transistor Q 3 and the PMOS transistor Q 4 perform the ON-OFF operation.
  • the charge-control signal TC 2 and the discharge-control signal TD 2 become high level. Since the time-series control signal S 3 has low level as it has been, the charge-control signal TC 3 has low level as it has been. Therefore, during the second operation cycle T 2 , because of the charge-control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform the ON-OFF operation, and because of the discharge control signal TD 1 , the NMOS transistor Q 3 and the PMOS transistor Q 4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC 2 , the PMOS transistor Q 12 performs the ON-OFF operation.
  • the charge-control signal TC 3 becomes high level. Therefore, during the third operation cycle T 3 , because of the charge control signal TC 1 , the PMOS transistor Q 11 and the NMOS transistor Q 2 perform the ON-OFF operation, and because of the discharge-control signal TD 1 , the NMOS transistor Q 3 and the PMOS transistor Q 4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC 2 , the PMOS transistor Q 12 performs the ON-OFF operation, and because of the charge-control signal TC 3 , the PMOS transistor Q 13 performs the ON-OFF operation.
  • the rush current is included in the charging current I 1 .
  • the peak value of the rush current to the flying capacitor C 1 is determined by the input power supply Vin and the series of ON-state resistance of the MOS transistors that are disposed in series which form the charging circuit.
  • a third charge-control signal TC 3 is created, and in the charging circuit, the combined ON-state resistance is reduced (to approximately 1 ohm) by connecting the PMOS transistor Q 13 that has the third highest ON-state resistance, in parallel with the PMOS transistors Q 11 and Q 12 . This condition is maintained from here onward. Because of this, the inverting electric power that is necessary for the output Vout is supplied.
  • an MOS transistor on the side of the input power supply is formed by the three parallel connected MOS transistors.
  • a structure is formed such that the corresponding MOS transistor in the basic structure is divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
  • FIG. 7 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fifth embodiment of the present invention.
  • the source electrode of the PMOS transistor Q 1 is connected to the input power supply Vin and the drain electrode of the PMOS transistor Q 1 is connected to the one of the electrodes of the flying capacitor C 1 .
  • the drain electrode of each of the three parallel connected NMOS transistors Q 21 , Q 22 , and Q 23 is connected to the other electrode of the flying capacitor C 1 , and the source electrode of each of the NMOS transistors Q 21 , Q 22 , and Q 23 is grounded.
  • the drain electrode of the NMOS transistor Q 3 is connected to the other electrode of the flying capacitor C 1 , and the output capacitor C 2 is disposed between the source electrode of the NMOS transistor Q 3 and the ground.
  • the drain electrode of the PMOS transistor Q 4 is connected to the one of the electrodes of the flying capacitor C 1 , and the source electrode of the PMOS transistor Q 4 is grounded.
  • the charge-control signal TC 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 21 and applied to the gate electrode of the PMOS transistor Q 1 via the inverter Q 5 .
  • the discharge-control signal TD 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 3 and applied to the gate electrode of the PMOS transistor Q 4 via the inverter Q 6 .
  • the charge-control signals TC 2 and TC 3 are generated.
  • the charge-control signal TC 2 is applied to the gate electrode of the NMOS transistor Q 22 .
  • the charge-control signal TC 3 is applied to the gate electrode of the NMOS transistor Q 23 .
  • a PMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q 1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q 21 , Q 22 , and Q 23 .
  • an NMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q 1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q 21 , Q 22 , and Q 23 .
  • the combined ON-state resistance of the three NMOS transistors Q 21 , Q 22 , and Q 23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit.
  • the correlation between the ON-state resistances of the NMOS transistors Q 21 , Q 22 , and Q 23 is Q 21 >Q 22 >Q 23 .
  • an MOS transistor on the ground side out of two MOS transistors that perform the charging operation is formed by three parallel connected MOS transistors.
  • a structure is formed such that the corresponding MOS transistor in the basic structure is divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
  • FIG. 8 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a sixth embodiment of the present invention.
  • a charge pump power supply circuit inverting circuit, in a basic circuit 10 c of the inverting circuit, the source electrode of each of the three PMOS transistors Q 11 , Q 12 , and Q 13 is connected to the input power supply Vin, and the drain electrode of each of the PMOS transistors Q 11 , Q 12 , and Q 13 is connected to the one of the electrodes of the flying capacitor C 1 .
  • the drain electrode of each of the NMOS transistors Q 21 , Q 22 , and Q 23 is connected to the other electrode of the flying capacitor C 1 , and the source electrode of each of the NMOS transistor Q 21 , Q 22 , and Q 23 is grounded.
  • the drain electrode of the NMOS transistor Q 3 is connected to the other electrode of the flying capacitor C 1 , and the output capacitor C 2 is disposed between the source electrode of the NMOS transistor Q 3 and the ground.
  • the drain electrode of the PMOS transistor Q 4 is connected to the one of the electrodes of the flying capacitor C 1 and the source electrode of the PMOS transistor Q 4 is grounded.
  • the charge-control signal TC 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 21 and applied to the gate electrode of the PMOS transistor Q 11 via the inverter Q 51 .
  • the discharge control signal TD 1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q 3 , as well as applied to the gate electrode of the PMOS transistor Q 4 via the inverter Q 6 .
  • the charge-control signals TC 2 and TC 3 are generated.
  • the charge-control signal TC 2 is applied directly to the gate electrode of the NMOS transistor Q 22 and applied to the gate electrode of the PMOS transistor Q 12 via the inverter Q 52 .
  • the charge-control signal TC 3 is applied directly to the gate electrode of the NMOS transistor Q 23 and applied to the gate electrode of the PMOS transistor Q 13 via the inverter Q 53 .
  • a MOS transistor on the side of the input power supply Vin is formed by the PMOS transistors Q 11 , Q 12 , and Q 13 , and an MOS transistor on the ground side is formed by the NMOS transistors Q 21 , Q 22 , and Q 23 .
  • the combined ON-state resistance of the three PMOS transistors Q 11 , Q 12 , and Q 13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit.
  • the correlation between the ON-state resistances of the NMOS transistors Q 11 , Q 12 , and Q 13 is Q 11 >Q 12 >Q 13 .
  • the combined ON-state resistance of the NMOS transistors Q 21 , Q 22 , and Q 23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit.
  • the correlation between the ON-state resistances of the three NMOS transistors Q 21 , Q 22 , and Q 23 is Q 21 >Q 22 >Q 23 .
  • each of the two MOS transistors that perform the charging operation is formed by three parallel connected MOS transistors.
  • a structure is formed such that the two MOS transistors that form the charging circuit in the basic structure are divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
  • the MOS transistors of different ON-state resistances have been employed; however, MOS transistors of the same ON-state resistance can be used instead.
  • the MOS transistors may be caused to perform the ON operation in any order.
  • the control circuit that generates the operation cycles T 1 to T 3 may be let to control such that the operation cycle T 1 is a long period and the operation cycle T 3 is a short period.
  • the description is based on the three parallel connected MOS transistors; however, the number of parallel connected MOS transistors can be any number not less than two. If two MOS transistors connected in parallel, although there is some deterioration of accuracy, the rush current can be limited in a similar manner.

Abstract

In a basic circuit of a booster circuit, two charging units perform a charging operation and two boosting units perform a boosting operation (discharging operation). One of the charging units is connected to a voltage input and the other is connected to a voltage output. The charging unit that is connected to the voltage input includes three parallel connected MOS transistors Q11, Q12, and Q13, the other charging unit includes a MOS transistor Q4. One of the boosting units is connected to the voltage input and the other is connected to the voltage output. The boosting unit that is connected to the voltage input includes three parallel connected MOS transistors Q31, Q32, and Q33, the other boosting unit includes a MOS transistor Q2. Q11 and Q31 are turned ON immediately after start up, then Q12 and Q32 are turned ON and finally Q13 and Q33 are turned ON.

Description

BACKGROUND OF THE INVENTION
1) Field of the Invention
The present invention relates to a charge pump power supply circuit that generates voltage by charging and discharging a capacitor.
2) Description of the Related Art
A booster circuit and an inverter circuit are used in charge pump power supply circuits. The booster circuit boosts up an input voltage and the inverting circuit inverts the boosted voltage and outputs the inverted voltage. Generally, MOS (metal-oxide semiconductor) transistors are used as switches in a charging-discharging circuit in the charge pump power supply circuits.
FIG. 9 is circuit diagram of a basic structure of the charge pump power supply circuit (booster circuit). As shown in FIG. 9, in a charging circuit, a source electrode of a PMOS (p-channel metal-oxide semiconductor) transistor Q1 is connected to an input power supply Vin, and a drain electrode of the PMOS transistor Q1 is connected to one of the electrodes of a flying capacitor C1. A drain electrode of an NMOS (n-channel metal-oxide semiconductor) transistor Q2 is connected to the other electrode of the flying capacitor C1, and a source electrode of the NMOS transistor Q2 is grounded. Further, a charge-control signal TC that is generated by a control circuit 30 is applied directly to a gate electrode of the NMOS transistor Q2 and applied to a gate electrode of the PMOS transistor Q1 via an inverter Q5.
Moreover, in a discharging circuit, a source electrode of an NMOS transistor Q3 is connected to the input power supply Vin, and a drain electrode of the NMOS transistor Q3 is connected to the other electrode of the flying capacitor C1. A source electrode of a PMOS transistor Q4 is connected to the one of the electrodes and an output capacitor C2 is disposed between a drain electrode of the PMOS transistor Q4 and a ground. Further, a discharge-control signal TD that is generated by the control circuit 30 is applied directly to a gate electrode of the NMOS transistor Q3 and applied to a gate electrode of the PMOS transistor Q4 via an inverter Q6.
FIG. 10 is a time chart of the operations of the charge pump power supply circuit. The charge-control signal TC and the discharge-control signal TD that are generated by the control circuit 30 are control signals that regulate a charge cycle. The charge-control signal TC and the discharge-control signal TD are signals of a binary level that repeat a high-level period and a low-level period alternately, while the polarities differ with the same duty ratio. Therefore, during a period when the level of the charge-control signal TC is high and the level of the discharge-control signal TD is low, each of the PMOS transistor Q1 and the NMOS transistor Q2 performs an ON operation. Moreover, during a period when the level of the discharge-control signal TD is high and the level of the charge-control signal TC is low, each of the NMOS transistor Q3 and the PMOS transistor Q4 perform an ON operation.
In other words, during the period when the level of the charge-control signal TC is high and the level of the discharge-control signal TD is low, the PMOS transistor Q1 that is disposed in series between the input power supply Vin and the ground, and the PMOS transistor Q1 and the NMOS transistor Q2 in a series circuit of the flying capacitor C1 and the NMOS transistor Q2, perform an ON operation. As a result, a charging current I1 flows and a charging operation for the flying capacitor C1 is performed.
Moreover, during the period when the level of the discharge-control signal TD is high and the level of the charge-control signal TC is low, the NMOS transistor Q3 that is disposed between the input power supply Vin and the ground, and the NMOS transistor Q3 and the PMOS transistor Q4 in series circuit of the flying capacitor C1, the PMOS transistor Q4, and the output capacitor C2, perform ON operation. As a result, a discharging current 12 flows and a discharging operation (boosting operation) in which a voltage that is obtained by adding a voltage of the input power supply Vin to a charging voltage of the flying capacitor C1 is transferred to the output capacitor C2, is performed.
By performing the charging operation and the discharging operation alternately, a voltage Vout is obtained in which the voltage of the input power supply Vin is boosted in the output capacitor C2. In that case, an electric charge is stored in the flying capacitor C1 and to reduce a loss while transferring the electric charge stored in the flying capacitor C1 to the output capacitor C2, four MOS transistors that are switches, which have a small ON-state resistance, are used. As a result, with no electric charge or a small amount of electric charge stored in the flying capacitor C1 and the output capacitor C2, as shown in FIG. 10, high rush currents 33 and 34 flow at a time of start up. If the operation is repeated under these conditions, there is a negative effect on the input power supply Vin. Similar problem occurs even in a discharging circuit of an inverting circuit (not shown) of the charge pump power supply circuit.
Various measures have been proposed so far to prevent the rush current. For example, according to Japanese Patent Application Laid-open Publication No. 2003-18822, a constant-current circuit is provided between an input power supply and an output capacitance. At a start up of the power supply, an operation of a charge pump circuit is stopped and charging up to a voltage of output capacitance is performed by the constant-current circuit. Then, a normal operation of the charge pump is started. A technology of shortening a charge cycle at the start up has been disclosed.
Moreover, according to Japanese Patent Application Laid-open Publication No. 2003-219634, a technology in which when the charge pump circuit is not in operation, the flying capacitor C1 and the output capacitor C2 are charged by a back-up charging circuit, is disclosed. According to this technology, further, at a start up of an operation of the charge pump circuit, it is changed to a small-capacity switch that is provided in parallel with a main charge pump switch.
The method disclosed in the Japanese Patent Application Laid-open Publication No. 2003-18822 can reduce the rush current; however, because the voltage of the output capacitor becomes double the input voltage, the rush current flows for charging the output capacitor up to twice the input voltage.
Moreover, according to the technology disclosed in the Japanese Patent Application Laid-open Publication No. 2003-219634, in addition to a necessity of providing a new auxiliary switch, the rush current is generated due to a difference in ON-state resistances of the auxiliary switch and the main switch.
SUMMARY OF THE INVENTION
It is an object of the present invention to at least solve the problems in the conventional technology.
According to an aspect of the present invention, a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors; two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
According to another aspect of the present invention, a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage; two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor, at least one of the two boosting units includes a plurality of parallel connected MOS transistors; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
According to still another aspect of the present invention, a charge pump power supply circuit includes two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors; two inverting units that perform an operation of inverting the voltage stored in the capacitor and outputting the inverted voltage; and a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series.
The other objects, features, and advantages of the present invention are specifically set forth in or will become apparent from the following detailed description of the invention when read in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a first embodiment of the present invention;
FIG. 2 is a time chart of the operation of the charge pump power supply circuit (booster circuit) shown in FIG. 1;
FIG. 3 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a second embodiment of the present invention;
FIG. 4 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a third embodiment of the present invention;
FIG. 5 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fourth embodiment of the present invention;
FIG. 6 is a time chart of the operation of the charge pump power supply circuit (inverting circuit) shown in FIG. 5;
FIG. 7 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fifth embodiment of the present invention;
FIG. 8 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a sixth embodiment of the present invention;
FIG. 9 is a circuit diagram of a basic structure of a charge pump power supply circuit (booster circuit); and
FIG. 10 is a time chart of the operation of the conventional charge pump power supply circuit (booster circuit) shown in FIG. 9.
 DETAILED DESCRIPTION
Exemplary embodiments of the present invention are described below in detail with reference to the accompanying diagrams.
FIG. 1 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a first embodiment of the present invention. As shown in FIG. 1, in a charging circuit, in a basic circuit 1 a of the booster circuit, a source electrode of each of three parallel connected PMOS transistors Q11, Q12, and Q13 is connected to an input power supply Vin and a drain electrode of each of the PMOS transistors Q11, Q12, and Q13 is connected to one of the electrodes of a flying capacitor C1. A drain electrode of an NMOS transistor Q2 is connected to the other electrode of the flying capacitor C1, and a source electrode of the NMOS transistor Q2 is grounded.
Moreover, in a discharging circuit, a source electrode of each of three parallel connected NMOS transistors Q31, Q32, and Q33 is connected to the input power supply Vin and a drain electrode of each of the NMOS transistors Q31, Q32, and Q33 is connected to the other electrode of the flying capacitor C1. A source electrode of a PMOS transistor Q4 is connected to the one of the electrodes of the flying capacitor C1, and an output capacitor C2 is connected between a drain electrode of the PMOS transistor Q4 and the ground.
Further, a charge-control signal TC1 that is generated by a control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q2 and applied to a gate electrode of the PMOS transistor Q11 via an inverter Q51. Moreover, a discharge-control signal TD1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q31 and applied to a gate electrode of the PMOS transistor Q4 via an inverter Q6.
In this case, the control circuit 3 generates time-series control signals S2 and S3 that are binary level signals. The time-series control signals S2 and S3 as well, have low level at a time of a power supply start up and when a predetermined time is elapsed (for example time equivalent to the number of the charge-control signals TC1 or the discharge-control signal TD1 equal to a duty ratio) the time-series control signals S2 and S3 rise from the low level to a high level. A correlation between periods that are low level in the time-series control signals S2 and S3 is, the time-series control signal S2<the time-series control signal S3. These periods that are low level are delay times that regulate an operation cycle described later, and mainly are delay times that depend on a time constant of a capacitance of two capacitors and a series ON-state resistance of an MOS transistor.
In a distribution circuit 2, the charge-control signal TC1 and the time-series control signal S2 are supplied to an AND gate 5, and the charge-control signal TC1 and the time-series control signal S3 are supplied to an AND gate 4. Charge-control signals TC2 and TC3 are generated by the AND gates 5 and 4 respectively. The charge-control signal TC2 that is output from the AND gate 5 is applied to a gate electrode of the PMOS transistor Q12 via an inverter Q52. Moreover, the charge-control signal TC3 that is output from the AND gate 4 is applied to a gate electrode of the PMOS transistor Q13 via an inverter Q53.
Furthermore, in the distribution circuit 2, AND gastes 6 and 7 generate respective signals TD2 and TD3, corresponding to; the time-series control signals S2 and S3. The discharge-control signal TD2 that is output from the AND gate 6 is applied directly to a gate electrode of the NMOS transistor Q32. Moreover, the discharge-control signal TD3 that is output from the AND gate 7 is applied directly to a gate electrode of the NMOS transistor Q33.
Thus, in the basic circuit 1 a, out of two MOS transistors that perform the charging operation, a PMOS transistor on a side of the input power supply Vin is formed by the PMOS transistors Q11, Q12, and Q13, and an NMOS transistor on a ground side is formed by one NMOS transistor Q2 as in the basic structure.
Moreover, in the basic circuit 1 a, out of two MOS transistors that perform a boosting operation (discharging operation), an NMOS transistor on a side of the input power supply Vin is formed by the NMOS transistors Q31, Q32, and Q33, and a PMOS transistor on a side of boosted output is formed by one PMOS transistor Q4 as in the basic structure.
In this case, the combined ON-state resistance of the PMOS transistors Q11, Q12, and Q13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit. Moreover, the combined ON-state resistance of the three NMOS transistors Q31, Q32, and Q33 that are connected in parallel is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
The correlation between the ON-state resistances of the PMOS transistors Q11, Q12, and Q13 is Q11>Q12>Q13. Moreover, the correlation between the ON-state resistances of the NMOS transistors Q31, Q32, and Q33 is Q31>Q32>Q33.
FIG. 2 is a time chart of a rush-current limiting operation performed by the charge pump power supply circuit shown in FIG. 1. The charge pump power supply circuit performs a booster operation in three operation cycles.
The first operation cycle T1 is an operation cycle immediately after the power supply start up, and since in the first operation cycle T1, both the time-series control signals S2 and S3 have low level, the charge-control signals TC2 and TC3 as well as the discharge-control signals TD2 and TD3 have low level. Therefore, during a predetermined time T1 immediately after the power supply start up, because of the charge-control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform an ON-OFF operation, and because of the discharge-control signal TD1, the NMOS transistor Q31 and the PMOS transistor Q4 perform the ON-OFF operation.
In the second operation cycle T2, the time-series control signal S2 becomes high level as well as the charge-control signal TC2 and the discharge-control signal TD2 become high level. Since the time-series control signal S3 has low level as it has been, the charge-control signal TC3 and the discharge-control signal TD3 have low level as they have been. Therefore, during the second operation cycle T2, because of the charge-control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform the ON-OFF operation, and because of the discharge-control signal TD1, the NMOS transistor Q31 and the PMOS transistor Q4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC2, the PMOS transistor Q12 performs the ON-OFF operation and because of the discharge-control signal TD2, the NMOS transistor Q32 performs the ON-OFF operation.
In the third operation cycle T3, since the time-series control signal S3 as well becomes high level, the charge-control signal TC3 and the discharge-control signal TD3 as well become high level. Therefore, during the third operation cycle T3, because of the charge-control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform the ON-OFF operation, and because of the discharge-control signal TD1, the NMOS transistor Q31 and the PMOS transistor Q4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC2, the PMOS transistor Q12 performs the ON-OFF operation, and because of the discharge-control signal TD2, the NMOS transistor Q32 performs the ON-OFF operation. Further, because of the charge-control signal TC3, the PMOS transistor Q13 performs the ON-OFF operation and because of the discharge-control signal TD3, the NMOS transistor Q33 performs the ON-OFF operation.
At the time of power supply start up, since the flying capacitor C1 and the output capacitor C2 are without any electric charge, the rush current is included in a charging current I1 and a discharging current I2. In this case, a peak value of the rush current to the flying capacitor C1 is determined by the input power supply Vin and a series ON-state resistance of the MOS transistors that are disposed in series, which form the charging circuit and the discharging circuit.
For this reason, immediately after the power supply start up, the charging circuit is formed by using the PMOS transistor Q11 that has the highest ON-state resistance, and at the same time the discharging circuit is formed by using the NMOS transistor Q31 that has the highest ON-state resistance. By doing so, it is possible to reduce a peak value of rush currents 8 and 9 that are included in the charging current I1 and the discharging current I2.
However, in this condition, since the ON-state resistance of the PMOS transistor Q11 and the NMOS transistor Q31 is high, a boosted electric power that is necessary at an output Vout cannot be obtained. Therefore, as has already been described, by using the time-series control signal S2 that has a fixed delay, a second charge-control signal TC2 and a second discharge-control signal TD2 are created, and in the charging circuit, the combined ON-state resistance is reduced by connecting the PMOS transistor Q12 that has a second highest ON-state resistance, in parallel with the PMOS transistor Q11. At the same time, in the discharging circuit, the combined ON-state resistance is reduced by connecting the NMOS transistor Q32 that has a second highest ON-state resistance, in parallel with the NMOS transistor Q31. By doing so, power that is supplied to the output Vout increases to become the boosted electric power that is necessary.
Further, by using the time-series control signal S3 that has a fixed delay, a third charge-control signal TC3 and a third discharge-control signal TD3 are created, and in the charging circuit, the combined ON-state resistance is reduced (to approximately 1 ohm) by connecting the PMOS transistor Q13 that has a third highest ON-state resistance, in parallel with the PMOS transistors Q11 and Q12. At the same time, in the discharging circuit, an actual ON-state resistance is reduced (to approximately 1 ohm) by connecting the NMOS transistor Q33 that has a third highest ON-state resistance, in parallel with the NMOS transistors Q31 and Q32. This condition is maintained from here onward. Because of this, the boosted electric power that is necessary for the output Vout is supplied.
Thus, according to the first embodiment, in the basic structure of the booster charge pump circuit, each of an MOS transistor on the side of the input power supply out of two MOS transistors that perform the charging operation and an MOS transistor on the side of the input power supply out of two MOS transistors that perform the discharging operation, are formed by three MOS transistors connected in parallel. In other words, a structure is formed such that the corresponding MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in a time series in a descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by using a type of the basic structure of the booster charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be reduced to a smaller scale.
FIG. 3 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a second embodiment of the present invention. As shown in FIG. 3, in a charging circuit, in a basic circuit 1 b of the booster circuit, a source electrode of a PMOS transistor Q1 is connected to the input power supply Vin and a drain electrode of the PMOS transistor Q1 is connected to one of the electrodes of the flying capacitor C1. A drain electrode of each of three parallel connected NMOS transistors Q21, Q22, and Q23 is connected to the other electrode of the flying capacitor C1, and a source electrode of each of the NMOS transistors Q21, Q22, and Q23 is grounded.
Moreover, in a discharging circuit, a source electrode of an NMOS transistor Q3 is connected to the input power supply Vin, and a drain electrode of the NMOS transistor Q3 is connected to the other electrode of the flying capacitor C1. A source electrode of each of three parallel connected PMOS transistors Q41, Q42, and Q43 is connected to the one of the electrodes of the flying capacitor C1, and the output capacitor C2 is disposed between a drain electrode of each of the PMOS transistors Q41, Q42, and Q43 and the ground.
Further, the charge-control signal TC1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q21 and applied to a gate electrode of the PMOS transistor Q1 via an inverter Q5. Moreover, the discharge control signal TD1 that is generated by the control circuit 3 is applied directly to a gate electrode of the NMOS transistor Q3 and applied to a gate electrode of the PMOS transistor Q41 via an inverter Q61.
The distribution circuit 2 outputs the charge-control signals TC2 and TC3 and the discharge-control signals TD2 and TD3, which are the same as those according to the first embodiment. The charge-control signal TC2 is applied to a gate electrode of the NMOS transistor Q22 and the charge-control signal TC3 is applied to a gate electrode of the NMOS transistor Q23. Moreover, the discharge-control signal TD2 is applied to a gate electrode of the PMOS transistor Q42 via an inverter Q62, and the discharge-control signal TD3 is applied to a gate electrode of the PMOS transistor Q43 via an inverter Q63.
Thus, in the basic circuit 1 b, in a basic structure of the booster charge pump circuit, out of two MOS transistors that perform the charging operation, a PMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q21, Q22, and Q23.
Moreover, in the basic circuit 1 b, in the basic structure of the booster charge pump circuit, out of two MOS transistors that perform the boosting operation (discharging operation), an MOS transistor on the side of the input power supply Vin is formed by the NMOS transistor Q3 as in the basic structure, and the side of boosted output is formed by the PMOS transistors Q41, Q42, and Q43.
In this case, the combined ON-state resistance of the NMOS transistors Q21, Q22, and Q23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the charging circuit in the basic structure of the booster charge pump circuit. Moreover, the combined ON-state resistance of the PMOS transistors Q41, Q42, and Q43 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
The correlation between the ON-state resistances of the NMOS transistors Q21, Q22, and Q23 is Q21>Q22>Q23. Moreover, the correlation between the ON-state resistances of the PMOS transistors Q41, Q42, and Q43 is Q41>Q42>Q43.
Even in the second embodiment, as explained with respect to FIG. 2, immediately after the power supply start up, the rush current can be limited because the PMOS transistor Q41 and the NMOS transistor Q21 that has the highest ON-state resistance, are introduced in the discharging circuit and the charging circuit. Then, as the predetermined time is elapsed, the PMOS transistor Q42 and the NMOS transistor Q22 that have the second highest ON-state resistance, are introduced additionally. Further, as the predetermined time is elapsed, the PMOS transistor Q43 and the NMOS transistor Q23 that have the third highest ON-state resistance, are introduced additionally, and this condition is maintained from here onward. Thus, the boosted electric power that is necessary for the output Vout is obtained.
Thus, according to the second embodiment, in the basic structure of the booster charge pump circuit, each of an MOS transistor on the ground side out of two MOS transistors that perform the charging operation and an MOS transistor on the side of the boosted voltage out of two MOS transistors that perform the boosting operation (discharging operation) is formed by three MOS transistors connected in parallel. In other words, a structure is formed such that the corresponding MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in time series in a descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by using a type of the basic structure of the booster charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be made smaller.
FIG. 4 is a circuit diagram of a charge pump power supply circuit (booster circuit) according to a third embodiment of the present invention. As shown in FIG. 4, in a charging circuit, in a basic circuit 1 c of the booster circuit, the source electrode of each of the parallel connected PMOS transistors Q11, Q12, Q13 is connected to the input power supply Vin and the drain electrode of each of the PMOS transistors Q11, Q12, and Q13 is connected to the one of the electrodes of the flying capacitor C1. The drain electrode of each of the parallel connected NMOS transistors Q21, Q22, and Q23 is connected to the other electrode of the flying capacitor C1, and the source electrode of each of the NMOS transistors Q21, Q22, and Q23 is grounded.
Moreover, the source electrode of each of the parallel connected NMOS transistors Q31, Q32, and Q33 is connected to the input power supply and the drain electrode of each of the NMOS transistors Q31, Q32, and Q33 is connected to the other electrode of the flying capacitor C1. The source electrode of each of the three PMOS transistors Q41, Q42, and Q43 is connected to the one of the electrodes of the flying capacitor C1, and the output capacitor C2 is connected between the drain electrode of each of the PMOS transistors Q41, Q42, and Q43 and the ground.
Further, the charge-control signal TC1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q21 and applied to the gate electrode of the PMOS transistor Q11 via the inverter Q51. Moreover, the discharge-control signal TD1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q31 and applied to the gate electrode of the PMOS transistor Q41 via the inverter Q61.
The distribution circuit 2 outputs the charge-control signals TC2 and TC3 and the discharge-control signals TD2 and TD3, which are the same as those according to the first embodiment. The charge-control signal TC2 is applied directly to the gate electrode of the NMOS transistor Q22 and applied to the gate electrode of the PMOS transistor Q12 via the inverter Q52. The charge-control signal TC3 is applied to the gate electrode of the NMOS transistor Q23 and applied to the PMOS transistor Q13 via the inverter Q53.
Moreover, the discharge-control signal TD2 is applied directly to the gate electrode of the NMOS transistor Q32 and applied to the gate electrode of the PMOS transistor Q42 via the inverter Q62. The discharge-control signal TD3 is applied directly to the gate electrode of the NMOS transistor Q33 and applied to the gate electrode of the PMOS transistor Q43 via the inverter Q63.
Thus, in the basic circuit 1 c, in a basic structure of the booster charge pump circuit, out of two MOS transistors that perform the charging operation, an MOS transistor on the side of the input power supply Vin is formed by the PMOS transistors Q11, Q12, and Q13 and an MOS transistor on the ground side is formed by the NMOS transistor Q21, Q22, and Q23.
Moreover, in the basic circuit 1 c, in the basic structure of the booster charge pump circuit, out of two MOS transistors that perform the boosting operation (discharging operation), an MOS transistor on the side of the input power supply Vin is formed by the NMOS transistors Q31, Q32, and Q33, and an MOS transistor on the side of the boosted output is formed by the PMOS transistors Q41, Q42, and Q43.
In this case, the combined ON-state resistance of the PMOS transistors Q11, Q12, and Q13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding PMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit. Similarly, the combined ON-state resistance of the NMOS transistors Q21, Q22, and Q23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding NMOS transistor in the charging circuit in the basic structure of the booster charge pump circuit.
Moreover, the combined ON-state resistance of the NMOS transistors Q31, Q32, and Q33 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit. Similarly, the combined ON-state resistance of the three PMOS transistors Q41, Q42, and Q43 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding PMOS transistor in the discharging circuit in the basic structure of the booster charge pump circuit.
The correlation between the ON-state resistances of the PMOS transistors Q11, Q12, and Q13 is Q11>Q12>Q13. The correlation between the ON-state resistances of the NMOS transistors Q21, Q22, and Q23 is Q21>Q22>Q23. Moreover, the correlation between the ON-state resistances of the three NMOS transistors Q31, Q32, and Q33 is Q31>Q32>Q33, and the correlation between the ON-state resistances of the three PMOS transistors Q41, Q42, and Q43 is Q41>Q42>Q43.
Even according to the third embodiment, in the same manner as explained with reference to FIG. 2, immediately after the power supply start up, since the NMOS transistor Q21 and the PMOS transistor Q11 that have the highest ON-state resistance, are introduced in the charging circuit, the rush current is limited even more effectively. Then, when the predetermined time is elapsed, the PMOS transistor Q42, the NMOS transistor Q32, the NMOS transistor Q22, and the PMOS transistor Q12 that have the second highest ON-state resistance are introduced additionally. Again when the predetermined time is elapsed, the PMOS transistor Q43, the NMOS transistor Q33, the NMOS transistor Q23, and the PMOS transistor Q13 that has the third highest ON-state resistance, are introduced additionally, and this condition is maintained from here onward. Thus, the boosted electric power that is necessary for the output Vout is obtained.
Thus, according to the third embodiment, in the basic structure of the booster charge pump circuit, each of two MOS transistors that perform the charging operation and two MOS transistors that perform boosting operation (discharging operation) is formed by three MOS transistors connected in parallel. In other words, a structure is formed such that the four MOS transistors in the basic structure are divided into three parts, and introduced in the charging circuit and the discharging circuit in time series in a descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by using a type of the basic structure of the booster charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be reduced to a smaller scale.
FIG. 5 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fourth embodiment of the present invention. As shown in FIG. 5, in a charging circuit, in a basic circuit 10 a of the inverting circuit, the source electrode of each of the three PMOS transistors Q11, Q12, and Q13 is connected to the input power supply Vin, and the drain electrode of each of the PMOS transistors Q11, Q12, and Q13 is connected to the one of the electrodes of the flying capacitor C1. The drain electrode of the NMOS transistor Q2 is connected to the other electrode of the flying capacitor C1, and the source electrode of the NMOS transistor Q2 is grounded.
Moreover, in a discharging circuit, the drain electrode of the NMOS transistor Q3 is connected to the other electrode of the flying capacitor C1, and the output capacitor C2 is disposed between the source electrode of the NMOS transistor Q3 and the ground. The drain electrode of the PMOS transistor Q4 is connected to the one of the electrodes of the flying capacitor C1 and a source electrode of the PMOS transistor Q4 is grounded.
Further, the charge-control signal TC1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q2 and applied to the gate electrode of the PMOS transistor Q11 via the inverter Q51. Moreover, the discharge-control signal TD1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q3, as well as on the gate electrode of the PMOS transistor Q4 via the inverter Q6.
In a distribution circuit 11, the charge-control signal TC1 and the time-series control signal S2 are supplied to the AND gate 5, and the charge-control signal TC1 and the time-series control signal S3 are supplied to the AND gate 4. The charge-control signals TC2 and TC3 are generated by the AND gates 5 and 4 respectively. The charge-control signal TC2 that is output from the AND gate 5 is applied to the gate electrode of the PMOS transistor Q12 via the inverter Q52. Moreover, the charge-control signal TC3 that is output from the AND gate 4 is applied to the gate electrode of the PMOS transistor Q13 via the inverter Q53.
Thus, in the basic circuit 10 a, in a basic structure of the inverting charge pump circuit, out of two MOS transistors, which perform the charging operation, a PMOS transistor on the side of the input power supply Vin is formed by the three PMOS transistors Q11, Q12, and Q13, and an NMOS transistor on the ground side is formed by one NMOS transistor Q2 as in the basic structure.
In this case, the combined ON-state resistance of the PMOS transistors Q11, Q12, and Q13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit. The correlation between the ON-state resistance of the three PMOS transistors Q11, Q12, and Q13 is Q11>Q12>Q13.
FIG. 6 is a time chart of a rush-current limiting operation performed by the charge pump power supply circuit shown in FIG. 5. As shown in FIG. 6, in the charge pump power supply circuit (inverting circuit) showed in FIG. 5, an inverting operation in performed according to three operation cycles T1, T2, and T3.
The first operation cycle T1 is an operation cycle immediately after the power supply start up, and since in the first operation cycle T1 both the time-series control signals S2 and S3 have low level, the charge-control signals TC2 and TC3 are low level. Therefore, during the predetermined time T1 immediately after the power supply start up, because of the charge-control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform the ON-OFF operation, and because of the discharge-control signal TD1, the NMOS transistor Q3 and the PMOS transistor Q4 perform the ON-OFF operation.
In the second operation cycle T2, since the time-series control signal S2 as well becomes high level, the charge-control signal TC2 and the discharge-control signal TD2 become high level. Since the time-series control signal S3 has low level as it has been, the charge-control signal TC3 has low level as it has been. Therefore, during the second operation cycle T2, because of the charge-control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform the ON-OFF operation, and because of the discharge control signal TD1, the NMOS transistor Q3 and the PMOS transistor Q4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC2, the PMOS transistor Q12 performs the ON-OFF operation.
In the third operation cycle T3, since the time-series control signal S3 as well becomes high level, the charge-control signal TC3 becomes high level. Therefore, during the third operation cycle T3, because of the charge control signal TC1, the PMOS transistor Q11 and the NMOS transistor Q2 perform the ON-OFF operation, and because of the discharge-control signal TD1, the NMOS transistor Q3 and the PMOS transistor Q4 perform the ON-OFF operation. In addition to this, because of the charge-control signal TC2, the PMOS transistor Q12 performs the ON-OFF operation, and because of the charge-control signal TC3, the PMOS transistor Q13 performs the ON-OFF operation.
The operation so far is described below. At the time of power supply start up, since the flying capacitor C1 and the output capacitor C2 are without any electric charge, the rush current is included in the charging current I1. In this case, the peak value of the rush current to the flying capacitor C1 is determined by the input power supply Vin and the series of ON-state resistance of the MOS transistors that are disposed in series which form the charging circuit.
However, in this condition, since the ON-state resistance of the PMOS transistor Q11 is high, an inverting electric power that is necessary for the output Vout cannot be obtained. Therefore, as it has already been described, by using the time-series control signal that has a fixed delay, the second charge-control signal TC2 is created, and in the charging circuit, the combined ON-state resistance is reduced by connecting the PMOS transistor Q12 that has the second highest ON-state resistance, in parallel with the PMOS transistor Q11. By doing so, the inverting electric power supply that is supplied to the output Vout increases to become the inverting power supply that is necessary.
Further, by using the time-series control signal S3 that has a fixed delay, a third charge-control signal TC3 is created, and in the charging circuit, the combined ON-state resistance is reduced (to approximately 1 ohm) by connecting the PMOS transistor Q13 that has the third highest ON-state resistance, in parallel with the PMOS transistors Q11 and Q12. This condition is maintained from here onward. Because of this, the inverting electric power that is necessary for the output Vout is supplied.
Thus, according to the fourth embodiment, in the basic structure of the inverting charge pump circuit, out of two MOS transistors that perform the charging operation, an MOS transistor on the side of the input power supply is formed by the three parallel connected MOS transistors. In other words, a structure is formed such that the corresponding MOS transistor in the basic structure is divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by using a type of the basic structure of the inverting charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be made smaller.
FIG. 7 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a fifth embodiment of the present invention. As shown in FIG. 7, in a basic circuit 10 b of the inverting circuit, the source electrode of the PMOS transistor Q1 is connected to the input power supply Vin and the drain electrode of the PMOS transistor Q1 is connected to the one of the electrodes of the flying capacitor C1. The drain electrode of each of the three parallel connected NMOS transistors Q21, Q22, and Q23 is connected to the other electrode of the flying capacitor C1, and the source electrode of each of the NMOS transistors Q21, Q22, and Q23 is grounded.
Moreover, the drain electrode of the NMOS transistor Q3 is connected to the other electrode of the flying capacitor C1, and the output capacitor C2 is disposed between the source electrode of the NMOS transistor Q3 and the ground. The drain electrode of the PMOS transistor Q4 is connected to the one of the electrodes of the flying capacitor C1, and the source electrode of the PMOS transistor Q4 is grounded.
Further, the charge-control signal TC1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q21 and applied to the gate electrode of the PMOS transistor Q1 via the inverter Q5. Moreover, the discharge-control signal TD1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q3 and applied to the gate electrode of the PMOS transistor Q4 via the inverter Q6.
In the distribution circuit 11, similarly as according to the fourth embodiment, the charge-control signals TC2 and TC3 are generated. The charge-control signal TC2 is applied to the gate electrode of the NMOS transistor Q22. Moreover, the charge-control signal TC3 is applied to the gate electrode of the NMOS transistor Q23.
Thus, in the basic circuit 10 b, in a basic structure of the inverting charge pump circuit, out of two MOS transistors, which perform the charging operation, a PMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q21, Q22, and Q23.
Thus, in the basic circuit 10 b, in a basic structure of the inverting charge pump circuit, out of two MOS transistors, which perform the charging operation, an NMOS transistor on the side of the input power supply Vin is formed by one PMOS transistor Q1 as in the basic structure, and an NMOS transistor on the ground side is formed by the NMOS transistors Q21, Q22, and Q23.
In this case, the combined ON-state resistance of the three NMOS transistors Q21, Q22, and Q23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one MOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit. The correlation between the ON-state resistances of the NMOS transistors Q21, Q22, and Q23 is Q21>Q22>Q23.
Even in this structure, similarly as according to the fourth embodiment (FIG. 6), immediately after the power supply start up, since the NMOS transistor Q21 that has the highest ON-state resistance is introduced in the charging circuit, the rush current is limited. Then, when the predetermined time is elapsed, the NMOS transistor Q22 that has the second highest ON-state resistance is introduced additionally. Again when the predetermined time is elapsed, the NMOS transistor Q23 that has the third highest ON-state resistance is introduced additionally, and this condition is maintained from here onward. Thus, the inverted electric power that is necessary for the output Vout is obtained.
Thus, according to the fifth embodiment, in the basic structure of the inverting charge pump circuit, an MOS transistor on the ground side out of two MOS transistors that perform the charging operation is formed by three parallel connected MOS transistors. In other words, a structure is formed such that the corresponding MOS transistor in the basic structure is divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by a type of the basic structure of the inverting charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be made smaller.
FIG. 8 is a circuit diagram of a charge pump power supply circuit (inverting circuit) according to a sixth embodiment of the present invention. As shown in FIG. 8, in a charging circuit, in a basic circuit 10 c of the inverting circuit, the source electrode of each of the three PMOS transistors Q11, Q12, and Q13 is connected to the input power supply Vin, and the drain electrode of each of the PMOS transistors Q11, Q12, and Q13 is connected to the one of the electrodes of the flying capacitor C1. The drain electrode of each of the NMOS transistors Q21, Q22, and Q23 is connected to the other electrode of the flying capacitor C1, and the source electrode of each of the NMOS transistor Q21, Q22, and Q23 is grounded.
Moreover, in a discharging circuit, the drain electrode of the NMOS transistor Q3 is connected to the other electrode of the flying capacitor C1, and the output capacitor C2 is disposed between the source electrode of the NMOS transistor Q3 and the ground. The drain electrode of the PMOS transistor Q4 is connected to the one of the electrodes of the flying capacitor C1 and the source electrode of the PMOS transistor Q4 is grounded.
Further, the charge-control signal TC1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q21 and applied to the gate electrode of the PMOS transistor Q11 via the inverter Q51. Moreover, the discharge control signal TD1 that is generated by the control circuit 3 is applied directly to the gate electrode of the NMOS transistor Q3, as well as applied to the gate electrode of the PMOS transistor Q4 via the inverter Q6.
In the distribution circuit 11, similarly as according to the fourth embodiment, the charge-control signals TC2 and TC3 are generated. The charge-control signal TC2 is applied directly to the gate electrode of the NMOS transistor Q22 and applied to the gate electrode of the PMOS transistor Q12 via the inverter Q52. Moreover, the charge-control signal TC3 is applied directly to the gate electrode of the NMOS transistor Q23 and applied to the gate electrode of the PMOS transistor Q13 via the inverter Q53.
Thus, in the basic circuit 10 c, in a basic structure of the inverting charge pump circuit, out of two MOS transistors, which perform the charging operation, a MOS transistor on the side of the input power supply Vin is formed by the PMOS transistors Q11, Q12, and Q13, and an MOS transistor on the ground side is formed by the NMOS transistors Q21, Q22, and Q23.
In this case, the combined ON-state resistance of the three PMOS transistors Q11, Q12, and Q13 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one PMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit. The correlation between the ON-state resistances of the NMOS transistors Q11, Q12, and Q13 is Q11>Q12>Q13.
Moreover, the combined ON-state resistance of the NMOS transistors Q21, Q22, and Q23 is equal to an ON-state resistance (approximately 1 ohm) of a corresponding one NMOS transistor in the charging circuit in the basic structure of the inverting charge pump circuit. The correlation between the ON-state resistances of the three NMOS transistors Q21, Q22, and Q23 is Q21>Q22>Q23.
Even in this structure, similarly as according to the fourth embodiment (FIG. 6), immediately after the power supply start up, since the NMOS transistor Q21, and the PMOS transistor Q11 that has the highest ON-state resistance, are introduced in the charging circuit, the rush current is limited. Then, when the predetermined time is elapsed, the NMOS transistor Q22 and the PMOS transistor Q12 that has the second highest ON-state resistance are introduced additionally. Again when the predetermined time is elapsed, the NMOS transistor Q23, and the PMOS transistor Q13 that has the third highest ON-state resistance are introduced additionally, and this condition is maintained from here onward. Thus, the inverted electric power that is necessary for the output Vout is obtained.
Thus, according to the sixth embodiment, in the basic structure of the inverting charge pump circuit, each of the two MOS transistors that perform the charging operation is formed by three parallel connected MOS transistors. In other words, a structure is formed such that the two MOS transistors that form the charging circuit in the basic structure are divided into three parts, and introduced in the charging circuit in time series in the descending order from the one that has the high ON-state resistance.
Therefore, it is possible to limit the rush current and to obtain the desired output voltage by a type of the basic structure of the inverting charge pump circuit. Since there is no need to add a new circuit such as a circuit to pre-charge the capacitor or an auxiliary switch, the scale of the circuit can be made smaller.
According to the first to the sixth embodiments, the MOS transistors of different ON-state resistances have been employed; however, MOS transistors of the same ON-state resistance can be used instead. When the MOS transistors have same ON-state resistances, the MOS transistors may be caused to perform the ON operation in any order.
The case in which the combined ON-state resistance of all the MOS on the input side of the MOS transistors for charging is equal to the combined ON-state resistance of all the transistors on the output side has been described. However, the combined ON-state resistance may be let to be different.
The control circuit that generates the operation cycles T1 to T3 may be let to control such that the operation cycle T1 is a long period and the operation cycle T3 is a short period.
According to the first to the sixth embodiments described so far, the description is based on the three parallel connected MOS transistors; however, the number of parallel connected MOS transistors can be any number not less than two. If two MOS transistors connected in parallel, although there is some deterioration of accuracy, the rush current can be limited in a similar manner.
Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art that fairly fall within the basic teaching herein set forth.

Claims (9)

1. A charge pump power supply circuit comprising:
two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors;
two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor; and
a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series, wherein
each of the MOS transistors has a different ON-state resistance, and
the drive unit causes the MOS transistors to perform the ON operation in a descending order from a MOS transistor that has the highest ON-state resistance.
2. The charge pump power supply circuit according to claim 1, combined ON-state resistances of both the charging units are equal.
3. The charge pump power supply circuit according to claim 1, combined ON-state resistances of both the boosting units are equal.
4. A charge pump power supply circuit comprising:
two charging units that perform an operation of charging a capacitor up to an input voltage;
two boosting units that perform an operation of boosting by adding the input voltage to a charging voltage of the capacitor, at least one of the two boosting units includes a plurality of parallel connected MOS transistors; and
a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series, wherein
each of the MOS transistors has a different ON-state resistance, and
the drive unit causes the MOS transistors to perform the ON operation in a descending order from a MOS transistor that has the highest ON-state resistance.
5. The charge pump power supply circuit according to claim 4, combined ON-state resistances of both the charging units are equal.
6. The charge pump power supply circuit according to claim 4, combined ON-state resistances of both the boosting units are equal.
7. A charge pump power supply circuit comprising:
two charging units that perform an operation of charging a capacitor up to an input voltage, at least one of the two charging units includes a plurality of parallel connected MOS transistors;
two inverting units that perform an operation of inverting the voltage stored in the capacitor and outputting the inverted voltage; and
a drive unit that causes each of the MOS transistors to perform an ON operation such that all of the MOS transistors are ON at the end of a time series, wherein
each of the MOS transistors has a different ON-state resistance, and
the drive unit causes the MOS transistors to perform the ON operation in a descending order from a MOS transistor that has the highest ON-state resistance.
8. The charge pump power supply circuit according to claim 7, combined ON-state resistances of both the charging units are equal.
9. The charge pump power supply circuit according to claim 7, combined ON-state resistances of both the inverting units are equal.
US11/143,572 2004-06-04 2005-06-03 Charge pump power supply circuit Expired - Fee Related US7208997B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/727,228 US20070159233A1 (en) 2004-06-04 2007-03-26 Charge pump power supply circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004-167670 2004-06-04
JP2004167670A JP2005348561A (en) 2004-06-04 2004-06-04 Charge pump power supply circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/727,228 Continuation US20070159233A1 (en) 2004-06-04 2007-03-26 Charge pump power supply circuit

Publications (2)

Publication Number Publication Date
US20050270086A1 US20050270086A1 (en) 2005-12-08
US7208997B2 true US7208997B2 (en) 2007-04-24

Family

ID=35447011

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/143,572 Expired - Fee Related US7208997B2 (en) 2004-06-04 2005-06-03 Charge pump power supply circuit
US11/727,228 Abandoned US20070159233A1 (en) 2004-06-04 2007-03-26 Charge pump power supply circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/727,228 Abandoned US20070159233A1 (en) 2004-06-04 2007-03-26 Charge pump power supply circuit

Country Status (2)

Country Link
US (2) US7208997B2 (en)
JP (1) JP2005348561A (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060114053A1 (en) * 2004-11-30 2006-06-01 Renesas Technology Corp. Charge-pump-type power supply circuit
US20090066407A1 (en) * 2007-09-12 2009-03-12 Rochester Institute Of Technology Charge pump systems and methods thereof
US20090121781A1 (en) * 2007-11-13 2009-05-14 Rohm Co., Ltd. Control circuit and control method for charge pump circuit
US20100027344A1 (en) * 2008-07-31 2010-02-04 Reiji Mochida Semiconductor memory device
CN101873064A (en) * 2009-04-24 2010-10-27 瑞萨电子株式会社 The liquid crystal indicator of booster circuit and use booster circuit
US20110127850A1 (en) * 2009-11-30 2011-06-02 Elpida Memory, Inc. Semiconductor device having internal volatage generating circuit
US20110204959A1 (en) * 2010-02-24 2011-08-25 Linear Technology Corporation Charge Pump with Reduced Current Variation
CN101355300B (en) * 2007-07-26 2012-12-26 罗姆股份有限公司 Charge pump circuit, and control circuit and control method thereof
US9653990B1 (en) * 2015-11-20 2017-05-16 STMicroelectronics (Shenzhen) R&D Co. Ltd Negative charge pump with soft start
WO2018071819A1 (en) * 2016-10-14 2018-04-19 Cirrus Logic International Semiconductor, Ltd. Charge pump input current limiter
US10651800B2 (en) 2017-02-10 2020-05-12 Cirrus Logic, Inc. Boosted amplifier with current limiting
US10826452B2 (en) 2017-02-10 2020-11-03 Cirrus Logic, Inc. Charge pump with current mode output power throttling

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007037316A (en) * 2005-07-28 2007-02-08 Matsushita Electric Ind Co Ltd Charge pump circuit and semiconductor integrated circuit therewith
JP2007202317A (en) * 2006-01-27 2007-08-09 Rohm Co Ltd Charge pump circuit and electrical equipment with the same
JP4855153B2 (en) * 2006-06-16 2012-01-18 ローム株式会社 POWER SUPPLY DEVICE, REGULATOR CIRCUIT, CHARGE PUMP CIRCUIT AND ELECTRONIC DEVICE USING THEM
JP5290565B2 (en) * 2007-11-13 2013-09-18 ローム株式会社 Charge pump circuit and control circuit thereof
JP5214219B2 (en) * 2007-11-13 2013-06-19 ローム株式会社 Charge pump circuit and control circuit thereof
US7821325B2 (en) * 2008-01-31 2010-10-26 Semiconductor Components Industries, L.L.C. Charge pump converter and method therefor
US9425747B2 (en) 2008-03-03 2016-08-23 Qualcomm Incorporated System and method of reducing power consumption for audio playback
JP5092924B2 (en) * 2008-06-19 2012-12-05 株式会社デンソー Booster circuit
JP5380057B2 (en) * 2008-11-28 2014-01-08 ローム株式会社 Boost switching power supply
EP2514084B1 (en) * 2009-12-16 2015-02-11 ST-Ericsson SA High voltage tolerant inverting charge pump
US8717211B2 (en) 2010-11-30 2014-05-06 Qualcomm Incorporated Adaptive gain adjustment system
US20120235730A1 (en) * 2011-03-14 2012-09-20 Qualcomm Incorporated Charge pump surge current reduction
JP5749551B2 (en) * 2011-04-20 2015-07-15 ラピスセミコンダクタ株式会社 Charge pump type boosting system and semiconductor chip
CN104518662B (en) * 2013-09-29 2018-01-23 奇景光电股份有限公司 Half voltage specific charge pump circuit
JP6510921B2 (en) 2015-07-17 2019-05-08 ローム株式会社 Charge pump, switch drive device, light emitting device, vehicle
EP3761476B1 (en) * 2019-02-28 2023-01-18 Guangdong Oppo Mobile Telecommunications Corp., Ltd. Charging circuit and method for electronic device, device and storage medium

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1014218A (en) 1996-06-26 1998-01-16 Nec Corp Rush current limitation type of charging pump boosting circuit
US6278318B1 (en) * 1999-02-15 2001-08-21 Nec Corporation Booster circuit associated with low-voltage power source
US6411531B1 (en) * 2000-11-21 2002-06-25 Linear Technology Corporation Charge pump DC/DC converters with reduced input noise
JP2003018822A (en) 2001-04-24 2003-01-17 Seiko Instruments Inc Rush current limiting circuit for charge pump
JP2003219634A (en) 2002-01-23 2003-07-31 Seiko Epson Corp Dc/dc converter
JP2003235244A (en) 2002-02-06 2003-08-22 Seiko Instruments Inc Rash current limiting/noise reducing circuit for pfm control charge pump
US6657875B1 (en) * 2002-07-16 2003-12-02 Fairchild Semiconductor Corporation Highly efficient step-down/step-up and step-up/step-down charge pump
US6738271B2 (en) * 2001-02-07 2004-05-18 Seiko Epson Corporation Charge pump circuit DC/DC converter and power supply apparatus for liquid crystal device
US20060114053A1 (en) * 2004-11-30 2006-06-01 Renesas Technology Corp. Charge-pump-type power supply circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4206700B2 (en) * 2002-07-11 2009-01-14 セイコーエプソン株式会社 DC voltage conversion circuit and semiconductor integrated circuit

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1014218A (en) 1996-06-26 1998-01-16 Nec Corp Rush current limitation type of charging pump boosting circuit
US6278318B1 (en) * 1999-02-15 2001-08-21 Nec Corporation Booster circuit associated with low-voltage power source
US6411531B1 (en) * 2000-11-21 2002-06-25 Linear Technology Corporation Charge pump DC/DC converters with reduced input noise
US6738271B2 (en) * 2001-02-07 2004-05-18 Seiko Epson Corporation Charge pump circuit DC/DC converter and power supply apparatus for liquid crystal device
JP2003018822A (en) 2001-04-24 2003-01-17 Seiko Instruments Inc Rush current limiting circuit for charge pump
JP2003219634A (en) 2002-01-23 2003-07-31 Seiko Epson Corp Dc/dc converter
JP2003235244A (en) 2002-02-06 2003-08-22 Seiko Instruments Inc Rash current limiting/noise reducing circuit for pfm control charge pump
US6657875B1 (en) * 2002-07-16 2003-12-02 Fairchild Semiconductor Corporation Highly efficient step-down/step-up and step-up/step-down charge pump
US20060114053A1 (en) * 2004-11-30 2006-06-01 Renesas Technology Corp. Charge-pump-type power supply circuit

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060114053A1 (en) * 2004-11-30 2006-06-01 Renesas Technology Corp. Charge-pump-type power supply circuit
CN101355300B (en) * 2007-07-26 2012-12-26 罗姆股份有限公司 Charge pump circuit, and control circuit and control method thereof
US20090066407A1 (en) * 2007-09-12 2009-03-12 Rochester Institute Of Technology Charge pump systems and methods thereof
US20090121781A1 (en) * 2007-11-13 2009-05-14 Rohm Co., Ltd. Control circuit and control method for charge pump circuit
US7847621B2 (en) * 2007-11-13 2010-12-07 Rohm Co., Ltd. Control circuit and control method for charge pump circuit
US20100027344A1 (en) * 2008-07-31 2010-02-04 Reiji Mochida Semiconductor memory device
CN101873064B (en) * 2009-04-24 2013-10-16 瑞萨电子株式会社 Boost circuit and liquid crystal display device using boost circuit
CN101873064A (en) * 2009-04-24 2010-10-27 瑞萨电子株式会社 The liquid crystal indicator of booster circuit and use booster circuit
US20110127850A1 (en) * 2009-11-30 2011-06-02 Elpida Memory, Inc. Semiconductor device having internal volatage generating circuit
US8987937B2 (en) 2009-11-30 2015-03-24 Ps4 Luxco S.A.R.L. Semiconductor device having internal voltage generating circuit
US20110204959A1 (en) * 2010-02-24 2011-08-25 Linear Technology Corporation Charge Pump with Reduced Current Variation
US8319545B2 (en) * 2010-02-24 2012-11-27 Linear Technology Corporation Charge pump with reduced current variation
US20170149328A1 (en) * 2015-11-20 2017-05-25 STMicroelectronics (Shenzhen) R&D Co. Ltd Negative charge pump with soft start
US9653990B1 (en) * 2015-11-20 2017-05-16 STMicroelectronics (Shenzhen) R&D Co. Ltd Negative charge pump with soft start
WO2018071819A1 (en) * 2016-10-14 2018-04-19 Cirrus Logic International Semiconductor, Ltd. Charge pump input current limiter
GB2558765A (en) * 2016-10-14 2018-07-18 Cirrus Logic Int Semiconductor Ltd Charge pump input current limiter
US10581322B2 (en) 2016-10-14 2020-03-03 Cirrus Logic, Inc. Charge pump input current limiter
GB2558765B (en) * 2016-10-14 2022-05-11 Cirrus Logic Int Semiconductor Ltd Charge pump input current limiter
US10651800B2 (en) 2017-02-10 2020-05-12 Cirrus Logic, Inc. Boosted amplifier with current limiting
US10826452B2 (en) 2017-02-10 2020-11-03 Cirrus Logic, Inc. Charge pump with current mode output power throttling
US11152906B2 (en) 2017-02-10 2021-10-19 Cirrus Logic, Inc. Charge pump with current mode output power throttling

Also Published As

Publication number Publication date
US20070159233A1 (en) 2007-07-12
JP2005348561A (en) 2005-12-15
US20050270086A1 (en) 2005-12-08

Similar Documents

Publication Publication Date Title
US7208997B2 (en) Charge pump power supply circuit
US7208996B2 (en) Charge pump circuit
US7586295B2 (en) Voltage up-conversion circuit
US20060114053A1 (en) Charge-pump-type power supply circuit
US20110133821A1 (en) Charge pump circuit
US7663427B2 (en) Booster circuit
JP2010135050A5 (en)
US7663428B2 (en) Boosting charge pump circuit
US6184594B1 (en) Multi-stage charge pump having high-voltage pump control feedback and method of operating same
US20130257522A1 (en) High input voltage charge pump
US10476383B2 (en) Negative charge pump circuit
JP2002247838A (en) Voltage boosting circuit, and inverter circuit for alleviating voltage between drain and source
JP2010119226A (en) Charge pump circuit
US20110084675A1 (en) Booster circuit
US20150214837A1 (en) Charge pump circuit
US10298120B2 (en) Charge pump circuit and boosting circuit
CN110492734A (en) Low VIN efficient charge pump
US7864553B2 (en) Power supply circuit and portable device
US20090309650A1 (en) Booster circuit
JP2000003598A (en) Boosting circuit and semiconductor memory provided with the circuit
JP3810316B2 (en) Frequency multiplier circuit
JP2011147247A (en) Bootstrap circuit and integrated circuit
JP4877334B2 (en) Charge pump circuit
JP2005117830A (en) Charge pump circuit
JP4281359B2 (en) Charge pump circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SOHARA, YASUYUKI;REEL/FRAME:016657/0420

Effective date: 20050527

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024990/0536

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20150424