US7091716B2 - Multilayer wiring board, manufacturing method therefor and test apparatus thereof - Google Patents

Multilayer wiring board, manufacturing method therefor and test apparatus thereof Download PDF

Info

Publication number
US7091716B2
US7091716B2 US10/664,930 US66493003A US7091716B2 US 7091716 B2 US7091716 B2 US 7091716B2 US 66493003 A US66493003 A US 66493003A US 7091716 B2 US7091716 B2 US 7091716B2
Authority
US
United States
Prior art keywords
multilayer wiring
wiring board
resin layer
test apparatus
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/664,930
Other versions
US20040066634A1 (en
Inventor
Naoki Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US10/664,930 priority Critical patent/US7091716B2/en
Publication of US20040066634A1 publication Critical patent/US20040066634A1/en
Application granted granted Critical
Publication of US7091716B2 publication Critical patent/US7091716B2/en
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2806—Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06596—Structural arrangements for testing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/1627—Disposition stacked type assemblies, e.g. stacked multi-cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/061—Lamination of previously made multilayered subassemblies
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/162—Testing a finished product, e.g. heat cycle testing of solder joints
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49004—Electrical device making including measuring or testing of device or component part
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49128—Assembling formed circuit to base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion

Definitions

  • the present invention relates to a multilayer wiring board formed by stacking a plurality of boards mounting electronic components such as a coil, a condenser and an IC chip.
  • a multilayer wiring board having electronic components within its layers referred to as “built-in component type multilayer wiring board”, hereinafter
  • the built-in component type multilayer wiring board can mount the same components as those of a conventional single layer board using an area smaller than that required by the conventional single layer board.
  • Such a built-in component type multilayer wiring board is useful as a printed wiring board unit.
  • many examinations of the built-in component type multilayer wiring board have been conducted by manufacturers.
  • the manufacturing process of the built-in component type multilayer wiring board is complex. Accordingly, it is difficult to obtain a built-in component type multilayer wiring board of high reliability.
  • the conventional popular built-in component type multilayer wiring board mounts components on a base board having rigidity. Additionally, the multilayer structure is realized by using a resin sheet of such as a prepreg material including glass cloth, for example, and by making the resin sheet form around and bury mounted electronic components.
  • FIG. 1 shows a multilayer wiring board 100 .
  • electronic components are mounted on a base board 101 having rigidity, and the base boards 101 are stacked by hollowing out prepreg material corresponding to areas where the electronic components are mounted.
  • the base board 101 of the multilayer wiring board 100 is formed by completely cured resin including glass cloth and has a preachieved rigidity.
  • the prepreg material is a resin sheet made by mixing glass cloth and adhesive resin, and in a semi-cured state (referred to as “B stage” in this industry).
  • the glass cloth included in the prepreg material interferes with (occupies space for) the electronic component.
  • a part of the prepreg material is hollowed out so as to secure space for the mounted electronic components.
  • the multilayer wiring board 100 as shown in FIG. 1 is formed by appropriately stacking such base boards 101 and prepreg material, and performing a complete curing process on the prepreg material.
  • the conventional multilayer wiring board 100 is formed by stacking the base boards 101 each having high rigidity and prepreg layers 102 formed by performing the complete curing process on the prepreg material.
  • a component 105 is arranged on a wiring pattern 103 in a space 104 within the prepreg layer 102 .
  • a reference-numeral 107 denotes a contact hole penetrating the layers. Inside the contact hole 107 , wiring 109 made of copper or the like is formed.
  • FIG. 2 shows another conventional built-in component type multilayer wiring board 110 .
  • the multilayer wiring board 110 is manufactured in the same way as the multilayer wiring board 100 shown in FIG. 1 and has a structure similar to that of the multilayer wiring board 100 .
  • filling resin 111 for reinforcement is filled in a space 104 of a prepreg layer 102 .
  • the multilayer wiring board 110 requires more manufacturing processes than the multilayer wiring board 100 .
  • the multilayer wiring board 110 has higher reliability than the multilayer wiring board 100 shown in FIG. 1 .
  • the conventional multilayer wiring boards shown in FIGS. 1 and 2 are formed by stacking the base boards 101 and prepreg layers 102 after manufacturing processes of hollowing out the parts of the prepreg material corresponding to the mounted components.
  • the number of manufacturing processes increases since additional operations such as hollowing out the prepreg material, positioning the mounted components in the space formed in the prepreg material and the like are required.
  • the operation of positioning the holes in the prepreg material is an operation requiring particular accuracy.
  • the multilayer wiring boards 100 and 110 shown in FIGS. 1 and 2 are manufactured by a single press process after preparing a plurality of base boards 101 and the prepreg layers 102 . Therefore, tests of these multilayer wiring boards are mainly local tests performed on each component before stacking and evaluation tests of finished multilayer wiring boards. Therefore, it is not possible to perform adequate electrical testing.
  • the finished multilayer wiring board includes a defect
  • it is difficult to fix the defect it is difficult to fix the defect.
  • the defective rate increases drastically since the multilayer wiring board includes many layers and components. As a result, the manufacturing cost increases.
  • a first object of the present invention is to provide a built-in component type multilayer wiring board that can be manufactured by simplified manufacturing processes and a manufacturing method thereof.
  • a second object of the present invention is to provide an optimum test apparatus for the multilayer wiring board.
  • a multilayer wiring board including: at least one resin layer including electronic components buried therein; and at least one frame resin layer including at least one of glass cloth, filler and nonwoven fabric, the frame resin layer including no electronic components therein.
  • the resin layer may include at least one of filler and nonwoven fabric.
  • the frame resin layer may include glass cloth as a frame and a resin surrounding the glass cloth may be completely cured.
  • the resin layer may be completely cured with fragments of one of filler and nonwoven fabric included in a resin; and the frame resin layer may be completely cured with fragments of at least one of glass cloth, filler and nonwoven fabric included in a resin.
  • the frame resin layer having a preachieved rigidity maintains the form of the multilayer wiring board, and the electronic components are buried in the resin layer.
  • the multilayer wiring board according to the present invention can be manufactured without processes such as hollowing out prepreg material and adjusting the position of a hollowed out part (space) as in the conventional case. Therefore, it is possible to simplify the processes and to manufacture the multilayer wiring board with a low cost.
  • a manufacturing method of a multilayer wiring board including: a first step of mounting an electronic component on a frame resin layer including at least one of glass cloth, filler and nonwoven fabric, the frame resin layer including no electronic component therein; and a second step of forming a resin layer by placing a semi-cured resin sheet on the frame resin layer so as to contact the mounted electronic component, and completely curing the semi-cured resin sheet with the electronic component buried therein.
  • the semi-cured resin sheet may include fragments of at least one of filler and nonwoven fabric.
  • the multilayer wiring board including the frame resin layer having a preachieved rigidity and maintaining the form of the multilayer wiring board and the resin layer including the electronic components buried therein without including processes such as hollowing out the material and adjusting the position of the space.
  • the manufacturing method of the multilayer wiring board according to the present invention it is possible to simplify the processes and to manufacture the multilayer wiring board at a low cost compared with the conventional method.
  • a test apparatus used for evaluating a multilayer wiring board formed by successively stacking layers, including: a probe part configured to be connected to an incomplete multilayer wiring board that is in a half finished state before completion; and a supplementary part supplementing an element of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the element.
  • the supplementary part may include layer wiring of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the layer wiring.
  • the present invention it is possible to perform an evaluation test suitable for the complete multilayer wiring board on the incomplete multilayer wiring board.
  • a manufacturing method of a multilayer wiring board wherein: the multilayer wiring board is manufactured while successively testing an incomplete multilayer wiring board using a test apparatus used (designed) for evaluating the multilayer wiring board; and the test apparatus including: a probe part configured to be connected to the incomplete multilayer wiring board in a half finished state before completion; and a supplementary part supplementing an element of a complete multilayer wiring board, the incomplete multilayer wiring board lacking the element.
  • the supplementary part may include layer wiring of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the layer wiring.
  • a test on the incomplete multilayer wiring board may be also performed in addition to a local test on each component and a test on the complete multilayer wiring board.
  • a test on the complete multilayer wiring board may be also performed in addition to a local test on each component and a test on the complete multilayer wiring board.
  • FIG. 1 is a schematic diagram showing a conventional built-in component type multilayer wiring board
  • FIG. 2 is a schematic diagram showing another conventional built-in component type multilayer wiring board
  • FIG. 3 is a schematic diagram showing the general structure of a built-in component type multilayer wiring board according to an embodiment of the present invention
  • FIG. 4 is a schematic diagram showing the first part of the preferred manufacturing processes of the multilayer wiring board according to the embodiment.
  • FIG. 5 is a schematic diagram showing the latter part of the preferred manufacturing processes of the multilayer wiring board according to the embodiment.
  • FIGS. 6A and 6B are schematic diagrams showing a test apparatus used in the manufacturing processes of the multilayer wiring board.
  • FIG. 3 is a schematic diagram showing a general structure of a built-in electronic component type multilayer wiring board 1 according to an embodiment of the present invention.
  • a frame resin layer 11 corresponds to a conventional base board.
  • the frame resin layer 11 has rigidity to maintain the form of the multilayer wiring board 1 .
  • the frame resin layer 11 is a completely cured resin layer including at least one of glass cloth, filler, and nonwoven fabric, for example.
  • the frame resin layer 11 is completely cured including glass cloth as its frame and resin surrounding the glass cloth. Additionally, fragments of filler or nonwoven fabric may be further included in the resin. Further, the frame resin layer 11 may not include glass cloth but include fragments of filler or nonwoven fabric. The frame resin layer 11 may have the desired rigidity and does not include electronic components.
  • a wiring pattern 13 is formed on one side or both sides of the frame resin layer 11 .
  • Active electronic components such as an IC chip 15 and passive electronic components such as a coil and a condenser are connected at predetermined positions.
  • the reference numeral 12 denotes a resin layer having built-in components (referred to as “resin layer 12 ”, hereinafter).
  • the resin layer 12 includes electronic components 15 and 16 such that the electronic components 15 and 16 are buried therein.
  • the electronic components 15 and 16 are buried in the resin layer 12 during the manufacturing processes. The manufacturing processes thereof will be described later.
  • the multilayer wiring board 1 according to this embodiment is manufactured by sequentially stacking the frame resin layers 11 and the resin layers 12 by the build-up method.
  • the wiring pattern 13 may also be formed on a surface of the resin layer 12 the same as the frame resin layer 11 , and the electronic component 15 may be connected to the wiring pattern 13 thereof. That is, as shown in FIG. 3 , two or more of the resin layers 12 may be stacked successively.
  • the above-mentioned resin layer 12 includes only resin, or resin and at least one of filler or nonwoven fabric. Since the electronic components 15 and 16 are buried in the resin layer 12 , it is not desirable to use glass cloth that would be an obstacle in burying the electronic components 15 and 16 . On the other hand, it is preferable for the resin layer 12 to have high rigidity. Accordingly, it is preferable for the resin layer 12 to have improved rigidity by including filler or nonwoven fabric in a distributed manner. When the filler or nonwoven fabric is formed in fragments and distributed in the resin, the filler or nonwoven fabric will not be an obstacle to burying the electronic components 15 and 16 . Fragments of filler, silicon or ceramic material may be used, for example. The shapes of the fragments are not limited. In addition, glass fiber may be used for the fragments of nonwoven fabric.
  • filler or nonwoven fabric used for the above-mentioned frame resin layer 11 needs to have the size and the density that will not be an obstacle in burying the electronic components 15 and 16 .
  • the filler or nonwoven fabric of the resin layer 12 needs to have the size and the density that will not be an obstacle in burying the electronic components 15 and 16 .
  • the frame resin layer 11 there is no such limitation.
  • the resin used for forming the resin layer 12 is a thermosetting resin sheet.
  • the thermosetting resin sheet is in the B stage, that is a semi-cured state, and is deformed corresponding to the shapes of the electronic components 15 and 16 .
  • the resin is softened and further deformed so as to correspond to the shapes of the electronic components 15 and 16 .
  • the resin is cooled and completely cured.
  • the resin layer 12 including the electronic components 15 and 16 buried therein is formed.
  • wiring 21 is formed inside contact holes 20 , and the wiring patterns 13 between the layers are electrically connected.
  • FIGS. 4 and 5 are schematic diagrams showing preferable manufacturing processes of the above-mentioned multilayer wiring board 1 .
  • FIG. 4 shows the first part of the manufacturing processes
  • FIG. 5 shows the successive manufacturing processes of the multilayer wiring board 1 .
  • the wiring pattern 13 , the contact hole 20 and the wiring 21 are formed on both sides of the frame resin layer 11 using a conventional exposure/developing technique, plating technique, etching technique and the like.
  • the electronic components 15 are mounted on the wiring patterns 13 , and thus a first incomplete multilayer wiring board 1 -B is formed.
  • An evaluation test is performed on the incomplete multilayer wiring board 1 -B using a test apparatus that will be described later.
  • the incomplete multilayer wiring board 1 -B that is determined to be defective is fixed or disposed of. Only the normal incomplete multilayer wiring board 1 -B is processed in the next process as shown in FIG. 4 -(C).
  • a press working of heating and pressuring is performed after placing resin sheets in a B-stage state on both sides of the frame resin layer 11 .
  • the resin sheet has a thermosetting property, and may include filler or nonwoven fabric in fragments.
  • the resin sheet is completely cured and the resin layers 12 including buried electronic components 15 therein are formed on both sides of the incomplete multilayer wiring board 1 -B.
  • the wiring patterns 13 are formed on a surface of each of the resin layers 12 .
  • the electronic component 15 is mounted on the lower side resin layer 12 .
  • the second frame resin layer 11 is mounted on the upper side of the resin layer 12 .
  • the resin sheet for forming the resin layer 12 that buries the electronic component 15 mounted in the former step (refer to FIG. 4 -(D)) is placed on the lower side resin layer 12 . Thereafter, press working of heating and pressuring is performed.
  • the electronic components 15 and 16 are further mounted on a surface of the frame resin layer 11 . Also, another electronic component 15 is mounted on a surface of the resin layer 12 . Then, in the last process, as shown in FIG. 5 -(B), resin sheets are placed on both sides as mentioned above so as to bury the electronic components 15 and 16 in the resin layer 12 . At last, the complete multilayer wiring board 1 as shown in FIG. 3 is obtained by forming the wiring patterns 13 on both sides.
  • the multilayer wiring board 1 includes two frame resin layers 11 .
  • the number of the frame resin layers 11 may be varied in accordance with required intensity.
  • FIGS. 6A and 6B are schematic diagrams showing a test apparatus that can be suitably used in the above-mentioned manufacturing processes.
  • FIGS. 6A and 6B a case is shown where a test is performed on the incomplete multilayer wiring board 1 -B manufactured in the process shown in FIG. 4 -(B). Additionally, FIGS. 6A and 6B only show parts characteristic of the test apparatus when compared with a conventional test apparatus, and the other parts are not shown.
  • the test apparatus includes an upper test jig 50 for contacting the upper surface of the incomplete multilayer wiring board 1 -B, and a lower test jig 60 for contacting the lower surface of the incomplete multilayer wiring board 1 -B.
  • FIG. 6A shows a state where the incomplete multilayer wiring board 1 -B, the upper test jig 50 and the lower test jig 60 are separated from each other.
  • FIG. 6B shows a state where the incomplete multilayer wiring board 1 -B contacts the upper test jig 50 and the lower test jig 60 .
  • the upper test jig 50 includes a layer wiring part 55 formed above the incomplete multilayer wiring board 1 -B, which layer wiring part 55 is incorporated in the complete multilayer wiring board 1 .
  • the upper test jig 50 is provided with probe pins 52 for connecting with the incomplete multilayer wiring board 1 -B and a probe board 51 for supporting the probe pins 52 .
  • the lower test jig 60 includes a layer wiring part 65 formed below the incomplete multilayer wiring board 1 -B.
  • the lower test jig 60 is provided with probe pins 62 and a probe board 61 for supporting the probe pins 62 .
  • the lower test jig 60 should include a resin layer 12 as the top layer of the layer wiring part 65 .
  • the layer wiring part 65 does not include the frame resin layer 11 that maintains the layer structure.
  • the layer wiring part 65 includes a reinforcing layer 65 A instead of the frame resin layer 11 .
  • the reinforcing layer 65 A is similar to the frame resin layer 11 and has high rigidity.
  • the part where the reinforcing layer 65 A is formed should be the resin layer 12 that buries the electronic components.
  • this is not a problem since, as shown in FIGS. 6A and 6B , the electronic components 15 and 16 on the lower surface of the incomplete multilayer wiring board 1 -B are not buried.
  • the test is performed by supplementing elements that the incomplete multilayer wiring board 1 -B lacks by providing such elements to the jigs 50 and 60 of the test apparatus. Accordingly, it is possible to perform a continuity test. At the same time, it is also possible to check functions of electronic components such as an IC chip.
  • the test is made possible by causing the upper test jig 50 and the lower test jig 60 to include the respective layer wiring (elements).
  • the elements lacking may be provided not to the test jigs 50 and 60 but to the test apparatus.
  • circuit conditions corresponding to the layer wiring parts may be set in the test apparatus instead of forming the actual layer wiring parts as described above.
  • the test apparatus as shown in FIGS. 6A and 6B is for the incomplete multilayer wiring board 1 -B as shown in FIG. 4 -(B). However, the same evaluation test may be performed on the incomplete multilayer wiring boards as shown in FIGS. 4 -(C) through 5 -(A) when respective jigs are provided.
  • test apparatus may be applied to not only the built-in component type multilayer wiring boards but also general multilayer wiring boards manufactured by the build-up method.
  • the multilayer wiring board 1 formed by stacking the frame resin layers 11 and the resin layers 12 by the build-up method.
  • the multilayer wiring board according to the present invention may be manufactured by stacking all the layers at one time.
  • the multilayer wiring board may be manufactured with a single press working by preparing in advance the desired number of frame resin layers 11 mounting the electronic components 15 and 16 as shown in FIG. 4 -(B), and inserting the resin layers 12 in between the above-mentioned frame resin layers 11 based on a stacked layers design.
  • the resin sheets that form the resin layers 12 are in a semi-cured state (B stage). Accordingly, it is difficult to realize a form in which the resin layers 12 are stacked successively and the electronic components 15 are included in the resin layers 12 , all at the same time.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • General Engineering & Computer Science (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

A built-in component type multilayer wiring board includes at least one resin layer and at least one frame resin layer. The resin layer includes electronic components buried therein. The frame resin layer includes at least one of glass cloth, filler and nonwoven fabric. The frame resin layer includes no electronic component.

Description

This application is a DIV of Ser. No. 10/274,125 Oct. 21, 2002 ABN.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a multilayer wiring board formed by stacking a plurality of boards mounting electronic components such as a coil, a condenser and an IC chip.
2. Description of the Related Art
It is possible for a multilayer wiring board having electronic components within its layers (referred to as “built-in component type multilayer wiring board”, hereinafter) to correspond to speeding up of a signal since distances between the components can be reduced. The built-in component type multilayer wiring board can mount the same components as those of a conventional single layer board using an area smaller than that required by the conventional single layer board. Such a built-in component type multilayer wiring board is useful as a printed wiring board unit. Thus, many examinations of the built-in component type multilayer wiring board have been conducted by manufacturers. However, the manufacturing process of the built-in component type multilayer wiring board is complex. Accordingly, it is difficult to obtain a built-in component type multilayer wiring board of high reliability.
The conventional popular built-in component type multilayer wiring board mounts components on a base board having rigidity. Additionally, the multilayer structure is realized by using a resin sheet of such as a prepreg material including glass cloth, for example, and by making the resin sheet form around and bury mounted electronic components.
A description will be given of the conventional built-in component type multilayer wiring board, with reference to FIGS. 1 and 2. FIG. 1 shows a multilayer wiring board 100. In the multilayer wiring board 100, electronic components are mounted on a base board 101 having rigidity, and the base boards 101 are stacked by hollowing out prepreg material corresponding to areas where the electronic components are mounted.
The base board 101 of the multilayer wiring board 100 is formed by completely cured resin including glass cloth and has a preachieved rigidity. On the other hand, generally, the prepreg material is a resin sheet made by mixing glass cloth and adhesive resin, and in a semi-cured state (referred to as “B stage” in this industry). The glass cloth included in the prepreg material interferes with (occupies space for) the electronic component. Thus, a part of the prepreg material is hollowed out so as to secure space for the mounted electronic components. The multilayer wiring board 100 as shown in FIG. 1 is formed by appropriately stacking such base boards 101 and prepreg material, and performing a complete curing process on the prepreg material.
Accordingly, the conventional multilayer wiring board 100 is formed by stacking the base boards 101 each having high rigidity and prepreg layers 102 formed by performing the complete curing process on the prepreg material. A component 105 is arranged on a wiring pattern 103 in a space 104 within the prepreg layer 102. Further, a reference-numeral 107 denotes a contact hole penetrating the layers. Inside the contact hole 107, wiring 109 made of copper or the like is formed.
FIG. 2 shows another conventional built-in component type multilayer wiring board 110. In FIG. 2, those parts that are the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted. The multilayer wiring board 110 is manufactured in the same way as the multilayer wiring board 100 shown in FIG. 1 and has a structure similar to that of the multilayer wiring board 100. However, filling resin 111 for reinforcement is filled in a space 104 of a prepreg layer 102. Accordingly, the multilayer wiring board 110 requires more manufacturing processes than the multilayer wiring board 100. However, the multilayer wiring board 110 has higher reliability than the multilayer wiring board 100 shown in FIG. 1.
However, as mentioned above, the conventional multilayer wiring boards shown in FIGS. 1 and 2 are formed by stacking the base boards 101 and prepreg layers 102 after manufacturing processes of hollowing out the parts of the prepreg material corresponding to the mounted components. Thus, the number of manufacturing processes increases since additional operations such as hollowing out the prepreg material, positioning the mounted components in the space formed in the prepreg material and the like are required. Further, the operation of positioning the holes in the prepreg material is an operation requiring particular accuracy.
Additionally, the multilayer wiring boards 100 and 110 shown in FIGS. 1 and 2, respectively, are manufactured by a single press process after preparing a plurality of base boards 101 and the prepreg layers 102. Therefore, tests of these multilayer wiring boards are mainly local tests performed on each component before stacking and evaluation tests of finished multilayer wiring boards. Therefore, it is not possible to perform adequate electrical testing.
Additionally, when the finished multilayer wiring board includes a defect, it is difficult to fix the defect. Further, the defective rate increases drastically since the multilayer wiring board includes many layers and components. As a result, the manufacturing cost increases.
SUMMARY OF THE INVENTION
A first object of the present invention is to provide a built-in component type multilayer wiring board that can be manufactured by simplified manufacturing processes and a manufacturing method thereof.
A second object of the present invention is to provide an optimum test apparatus for the multilayer wiring board.
In order to achieve the first object, according to one aspect of the present invention, there is provided a multilayer wiring board, including: at least one resin layer including electronic components buried therein; and at least one frame resin layer including at least one of glass cloth, filler and nonwoven fabric, the frame resin layer including no electronic components therein.
Additionally, according to another aspect of the present invention, in the above-mentioned multilayer wiring board, the resin layer may include at least one of filler and nonwoven fabric.
Additionally, according to another aspect of the present invention, in the above-mentioned multilayer wiring board, the frame resin layer may include glass cloth as a frame and a resin surrounding the glass cloth may be completely cured.
Additionally, according to another aspect of the present invention, in the above-mentioned multilayer wiring board, the resin layer may be completely cured with fragments of one of filler and nonwoven fabric included in a resin; and the frame resin layer may be completely cured with fragments of at least one of glass cloth, filler and nonwoven fabric included in a resin.
According to the above-mentioned aspects of the present invention, the frame resin layer having a preachieved rigidity maintains the form of the multilayer wiring board, and the electronic components are buried in the resin layer. Thus, the multilayer wiring board according to the present invention can be manufactured without processes such as hollowing out prepreg material and adjusting the position of a hollowed out part (space) as in the conventional case. Therefore, it is possible to simplify the processes and to manufacture the multilayer wiring board with a low cost.
Additionally, in order to achieve the first object, according to another aspect of the present invention, there is provided a manufacturing method of a multilayer wiring board, including: a first step of mounting an electronic component on a frame resin layer including at least one of glass cloth, filler and nonwoven fabric, the frame resin layer including no electronic component therein; and a second step of forming a resin layer by placing a semi-cured resin sheet on the frame resin layer so as to contact the mounted electronic component, and completely curing the semi-cured resin sheet with the electronic component buried therein.
Additionally, according to another aspect of the present invention, in the above-mentioned manufacturing method, the semi-cured resin sheet may include fragments of at least one of filler and nonwoven fabric.
According to the above-mentioned aspects of the present invention, it is possible to manufacture the multilayer wiring board including the frame resin layer having a preachieved rigidity and maintaining the form of the multilayer wiring board and the resin layer including the electronic components buried therein without including processes such as hollowing out the material and adjusting the position of the space. Thus, according to the manufacturing method of the multilayer wiring board according to the present invention, it is possible to simplify the processes and to manufacture the multilayer wiring board at a low cost compared with the conventional method.
Additionally, in order to achieve the second object, according to another aspect of the present invention, there is provided a test apparatus used for evaluating a multilayer wiring board formed by successively stacking layers, including: a probe part configured to be connected to an incomplete multilayer wiring board that is in a half finished state before completion; and a supplementary part supplementing an element of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the element.
Additionally, according to another aspect of the present invention, in the above-mentioned test apparatus, the supplementary part may include layer wiring of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the layer wiring.
According to the above-mentioned aspects of the present invention, it is possible to perform an evaluation test suitable for the complete multilayer wiring board on the incomplete multilayer wiring board. Thus, it is possible to manufacture the complete multilayer wiring board while checking the operations and functions of circuits when the multilayer wiring board includes such as an IC chip as the electronic component.
Additionally, according to another aspect of the present invention, there is provided a manufacturing method of a multilayer wiring board, wherein: the multilayer wiring board is manufactured while successively testing an incomplete multilayer wiring board using a test apparatus used (designed) for evaluating the multilayer wiring board; and the test apparatus including: a probe part configured to be connected to the incomplete multilayer wiring board in a half finished state before completion; and a supplementary part supplementing an element of a complete multilayer wiring board, the incomplete multilayer wiring board lacking the element.
Additionally, according to another aspect of the present invention, in the above-mentioned manufacturing method, the supplementary part may include layer wiring of the complete multilayer wiring board, the incomplete multilayer wiring board lacking the layer wiring.
According to the above-mentioned aspects of the present invention, a test on the incomplete multilayer wiring board may be also performed in addition to a local test on each component and a test on the complete multilayer wiring board. Thus, it is possible to improve the yield of the complete multilayer wiring board and to lower the manufacturing cost thereof.
Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the following drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram showing a conventional built-in component type multilayer wiring board;
FIG. 2 is a schematic diagram showing another conventional built-in component type multilayer wiring board;
FIG. 3 is a schematic diagram showing the general structure of a built-in component type multilayer wiring board according to an embodiment of the present invention;
FIG. 4 is a schematic diagram showing the first part of the preferred manufacturing processes of the multilayer wiring board according to the embodiment;
FIG. 5 is a schematic diagram showing the latter part of the preferred manufacturing processes of the multilayer wiring board according to the embodiment; and
FIGS. 6A and 6B are schematic diagrams showing a test apparatus used in the manufacturing processes of the multilayer wiring board.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
A description will be given of embodiments of the present invention, by referring to the drawings. FIG. 3 is a schematic diagram showing a general structure of a built-in electronic component type multilayer wiring board 1 according to an embodiment of the present invention.
In FIG. 3, a frame resin layer 11 corresponds to a conventional base board. The frame resin layer 11 has rigidity to maintain the form of the multilayer wiring board 1. The frame resin layer 11 is a completely cured resin layer including at least one of glass cloth, filler, and nonwoven fabric, for example.
More specifically, the frame resin layer 11 is completely cured including glass cloth as its frame and resin surrounding the glass cloth. Additionally, fragments of filler or nonwoven fabric may be further included in the resin. Further, the frame resin layer 11 may not include glass cloth but include fragments of filler or nonwoven fabric. The frame resin layer 11 may have the desired rigidity and does not include electronic components.
A wiring pattern 13 is formed on one side or both sides of the frame resin layer 11. Active electronic components such as an IC chip 15 and passive electronic components such as a coil and a condenser are connected at predetermined positions.
The reference numeral 12 denotes a resin layer having built-in components (referred to as “resin layer 12”, hereinafter). The resin layer 12 includes electronic components 15 and 16 such that the electronic components 15 and 16 are buried therein. The electronic components 15 and 16 are buried in the resin layer 12 during the manufacturing processes. The manufacturing processes thereof will be described later. The multilayer wiring board 1 according to this embodiment is manufactured by sequentially stacking the frame resin layers 11 and the resin layers 12 by the build-up method. When manufacturing the multilayer wiring board 1 by the build-up method, as shown in FIG. 3, the wiring pattern 13 may also be formed on a surface of the resin layer 12 the same as the frame resin layer 11, and the electronic component 15 may be connected to the wiring pattern 13 thereof. That is, as shown in FIG. 3, two or more of the resin layers 12 may be stacked successively.
The above-mentioned resin layer 12 includes only resin, or resin and at least one of filler or nonwoven fabric. Since the electronic components 15 and 16 are buried in the resin layer 12, it is not desirable to use glass cloth that would be an obstacle in burying the electronic components 15 and 16. On the other hand, it is preferable for the resin layer 12 to have high rigidity. Accordingly, it is preferable for the resin layer 12 to have improved rigidity by including filler or nonwoven fabric in a distributed manner. When the filler or nonwoven fabric is formed in fragments and distributed in the resin, the filler or nonwoven fabric will not be an obstacle to burying the electronic components 15 and 16. Fragments of filler, silicon or ceramic material may be used, for example. The shapes of the fragments are not limited. In addition, glass fiber may be used for the fragments of nonwoven fabric.
The same applies to filler or nonwoven fabric used for the above-mentioned frame resin layer 11. It should be noted that the filler or nonwoven fabric of the resin layer 12 needs to have the size and the density that will not be an obstacle in burying the electronic components 15 and 16. However, in the case of the frame resin layer 11, there is no such limitation.
The resin used for forming the resin layer 12 is a thermosetting resin sheet. The thermosetting resin sheet is in the B stage, that is a semi-cured state, and is deformed corresponding to the shapes of the electronic components 15 and 16. When the thermosetting resin sheet is heated and pressured by press working, the resin is softened and further deformed so as to correspond to the shapes of the electronic components 15 and 16. Thereafter, the resin is cooled and completely cured. Thus, the resin layer 12 including the electronic components 15 and 16 buried therein is formed.
It should be noted that similar to the conventional multilayer wiring board, in the multilayer wiring board 1, wiring 21 is formed inside contact holes 20, and the wiring patterns 13 between the layers are electrically connected.
FIGS. 4 and 5 are schematic diagrams showing preferable manufacturing processes of the above-mentioned multilayer wiring board 1. FIG. 4 shows the first part of the manufacturing processes, and FIG. 5 shows the successive manufacturing processes of the multilayer wiring board 1.
In a process shown in FIG. 4-(A), the wiring pattern 13, the contact hole 20 and the wiring 21 are formed on both sides of the frame resin layer 11 using a conventional exposure/developing technique, plating technique, etching technique and the like.
In the next process, as shown in FIG. 4-(B), the electronic components 15 are mounted on the wiring patterns 13, and thus a first incomplete multilayer wiring board 1-B is formed. An evaluation test is performed on the incomplete multilayer wiring board 1-B using a test apparatus that will be described later. The incomplete multilayer wiring board 1-B that is determined to be defective is fixed or disposed of. Only the normal incomplete multilayer wiring board 1-B is processed in the next process as shown in FIG. 4-(C).
It should be noted that, in the following, a description will be omitted of an evaluation test. However, when the same evaluation test is performed after each of the steps, and only the normal incomplete multilayer wiring board is processed in the next process, it is possible to improve yield of complete multilayer wiring boards. It is not always necessary to perform the evaluation test after every process. The evaluation test may be performed after specific processes.
In the next process, as shown in FIG. 4-(C), a press working of heating and pressuring is performed after placing resin sheets in a B-stage state on both sides of the frame resin layer 11. As mentioned above, the resin sheet has a thermosetting property, and may include filler or nonwoven fabric in fragments. By performing this process, the resin sheet is completely cured and the resin layers 12 including buried electronic components 15 therein are formed on both sides of the incomplete multilayer wiring board 1-B. Thereafter, the wiring patterns 13 are formed on a surface of each of the resin layers 12.
In the next process, as shown in FIG. 4-(D), the electronic component 15 is mounted on the lower side resin layer 12.
Additionally, in the next process, as shown in FIG. 4-(E), the second frame resin layer 11 is mounted on the upper side of the resin layer 12. The resin sheet for forming the resin layer 12 that buries the electronic component 15 mounted in the former step (refer to FIG. 4-(D)) is placed on the lower side resin layer 12. Thereafter, press working of heating and pressuring is performed.
In the next process, as shown in FIG. 5-(A), the electronic components 15 and 16 are further mounted on a surface of the frame resin layer 11. Also, another electronic component 15 is mounted on a surface of the resin layer 12. Then, in the last process, as shown in FIG. 5-(B), resin sheets are placed on both sides as mentioned above so as to bury the electronic components 15 and 16 in the resin layer 12. At last, the complete multilayer wiring board 1 as shown in FIG. 3 is obtained by forming the wiring patterns 13 on both sides.
As described above, it is possible to perform the evaluation test on the incomplete multilayer wiring boards shown in FIG. 4-(C), FIG. 4-(D), FIG. 4-(E) and FIG. 5-(A) as well as the incomplete multilayer wiring board 1-B shown in FIG. 4-(B) so as to improve the yield of the complete multilayer wiring board 1 shown in FIG. 5-(B). A finished product test is performed on the complete multilayer wiring board 1 the same as the conventional multilayer wiring board.
In this embodiment, a case is shown where the multilayer wiring board 1 includes two frame resin layers 11. However, the number of the frame resin layers 11 may be varied in accordance with required intensity.
FIGS. 6A and 6B are schematic diagrams showing a test apparatus that can be suitably used in the above-mentioned manufacturing processes. In FIGS. 6A and 6B, a case is shown where a test is performed on the incomplete multilayer wiring board 1-B manufactured in the process shown in FIG. 4-(B). Additionally, FIGS. 6A and 6B only show parts characteristic of the test apparatus when compared with a conventional test apparatus, and the other parts are not shown.
The test apparatus includes an upper test jig 50 for contacting the upper surface of the incomplete multilayer wiring board 1-B, and a lower test jig 60 for contacting the lower surface of the incomplete multilayer wiring board 1-B. FIG. 6A shows a state where the incomplete multilayer wiring board 1-B, the upper test jig 50 and the lower test jig 60 are separated from each other. FIG. 6B shows a state where the incomplete multilayer wiring board 1-B contacts the upper test jig 50 and the lower test jig 60.
The upper test jig 50 includes a layer wiring part 55 formed above the incomplete multilayer wiring board 1-B, which layer wiring part 55 is incorporated in the complete multilayer wiring board 1. The upper test jig 50 is provided with probe pins 52 for connecting with the incomplete multilayer wiring board 1-B and a probe board 51 for supporting the probe pins 52.
Similarly, the lower test jig 60 includes a layer wiring part 65 formed below the incomplete multilayer wiring board 1-B. The lower test jig 60 is provided with probe pins 62 and a probe board 61 for supporting the probe pins 62. Basically, the lower test jig 60 should include a resin layer 12 as the top layer of the layer wiring part 65. However, the layer wiring part 65 does not include the frame resin layer 11 that maintains the layer structure. Thus, the layer wiring part 65 includes a reinforcing layer 65A instead of the frame resin layer 11. The reinforcing layer 65A is similar to the frame resin layer 11 and has high rigidity. Basically, the part where the reinforcing layer 65A is formed should be the resin layer 12 that buries the electronic components. However, this is not a problem since, as shown in FIGS. 6A and 6B, the electronic components 15 and 16 on the lower surface of the incomplete multilayer wiring board 1-B are not buried.
As mentioned above, the test is performed by supplementing elements that the incomplete multilayer wiring board 1-B lacks by providing such elements to the jigs 50 and 60 of the test apparatus. Accordingly, it is possible to perform a continuity test. At the same time, it is also possible to check functions of electronic components such as an IC chip.
In the above-mentioned test apparatus, the test is made possible by causing the upper test jig 50 and the lower test jig 60 to include the respective layer wiring (elements). However, the elements lacking may be provided not to the test jigs 50 and 60 but to the test apparatus. Additionally, circuit conditions corresponding to the layer wiring parts may be set in the test apparatus instead of forming the actual layer wiring parts as described above.
The test apparatus as shown in FIGS. 6A and 6B is for the incomplete multilayer wiring board 1-B as shown in FIG. 4-(B). However, the same evaluation test may be performed on the incomplete multilayer wiring boards as shown in FIGS. 4-(C) through 5-(A) when respective jigs are provided.
As described above, only quality products are used in the manufacturing processes while successively performing the tests on the incomplete multilayer wiring boards using the above-mentioned test apparatus. Therefore, it is possible to improve the yield of the complete multilayer wiring board.
Further, it should be noted that the above-mentioned test apparatus may be applied to not only the built-in component type multilayer wiring boards but also general multilayer wiring boards manufactured by the build-up method.
Additionally, in FIG. 3, a case is shown of the multilayer wiring board 1 formed by stacking the frame resin layers 11 and the resin layers 12 by the build-up method. However, the multilayer wiring board according to the present invention may be manufactured by stacking all the layers at one time. In this case, the multilayer wiring board may be manufactured with a single press working by preparing in advance the desired number of frame resin layers 11 mounting the electronic components 15 and 16 as shown in FIG. 4-(B), and inserting the resin layers 12 in between the above-mentioned frame resin layers 11 based on a stacked layers design. However, in a case of stacking all the layers at one time, the resin sheets that form the resin layers 12 are in a semi-cured state (B stage). Accordingly, it is difficult to realize a form in which the resin layers 12 are stacked successively and the electronic components 15 are included in the resin layers 12, all at the same time.
The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the present invention.
The present application is based on Japanese priority application No. 2002-047979 filed on Feb. 25, 2002, the entire contents of which are hereby incorporated by reference.

Claims (5)

1. A test apparatus used for testing a multilayer wiring board being fabricated by stacking wiring layers successively, said test apparatus comprising:
a probe that detects defects in the multilayer wiring board under fabrication; and
an element supplementing unit that mounts additional elements on the multilayer wiring board under fabrication when no defect is detected by the probe, wherein
the probe tests the multilayer wiring board under fabrication each time an additional element is newly installed; and
the element supplementing unit mounts a new additional element on the multilayer wiring board under fabrication when the probe does not detect defects.
2. The test apparatus as claimed in claim 1, wherein the additional elements to be mounted are included in the element supplementing unit.
3. The test apparatus as claimed in claim 1, wherein the element supplementing unit includes
a first section arranged to face a first side of the multilayer wiring board under fabrication to mount the additional elements on the first side; and
a second section arranged to face a second side of the multilayer wiring board under fabrication to mount the additional elements on the second side.
4. The test apparatus as claimed in claim 1, wherein when a defect is detected by the probe in the multilayer wiring board under fabrication, the element supplementing unit disposes of the multilayer wiring board.
5. The test apparatus as claimed in claim 1, wherein the element supplementing unit comprises a thermosetting resin, and the thermosetting resin in cured when no defect is detected by the probe.
US10/664,930 2002-02-25 2003-09-22 Multilayer wiring board, manufacturing method therefor and test apparatus thereof Expired - Fee Related US7091716B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/664,930 US7091716B2 (en) 2002-02-25 2003-09-22 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002-047979 2002-02-25
JP2002047979A JP2003249763A (en) 2002-02-25 2002-02-25 Multilayer interconnection board and manufacturing method thereof
US10/274,125 US20030159852A1 (en) 2002-02-25 2002-10-21 Multilayer wiring board, manufacturing method therefor and test apparatus thereof
US10/664,930 US7091716B2 (en) 2002-02-25 2003-09-22 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/274,125 Division US20030159852A1 (en) 2002-02-25 2002-10-21 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Publications (2)

Publication Number Publication Date
US20040066634A1 US20040066634A1 (en) 2004-04-08
US7091716B2 true US7091716B2 (en) 2006-08-15

Family

ID=27750723

Family Applications (4)

Application Number Title Priority Date Filing Date
US10/274,125 Abandoned US20030159852A1 (en) 2002-02-25 2002-10-21 Multilayer wiring board, manufacturing method therefor and test apparatus thereof
US10/664,930 Expired - Fee Related US7091716B2 (en) 2002-02-25 2003-09-22 Multilayer wiring board, manufacturing method therefor and test apparatus thereof
US10/664,928 Expired - Fee Related US7047634B2 (en) 2002-02-25 2003-09-22 Method of making a multilayer wiring board
US11/184,827 Expired - Fee Related US7284311B2 (en) 2002-02-25 2005-07-20 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/274,125 Abandoned US20030159852A1 (en) 2002-02-25 2002-10-21 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/664,928 Expired - Fee Related US7047634B2 (en) 2002-02-25 2003-09-22 Method of making a multilayer wiring board
US11/184,827 Expired - Fee Related US7284311B2 (en) 2002-02-25 2005-07-20 Multilayer wiring board, manufacturing method therefor and test apparatus thereof

Country Status (2)

Country Link
US (4) US20030159852A1 (en)
JP (1) JP2003249763A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070188998A1 (en) * 2004-07-30 2007-08-16 Murata Manufacturing Co., Ltd. Composite electronic component and method of manufacturing the same
US20080204038A1 (en) * 2007-02-28 2008-08-28 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US20080204037A1 (en) * 2007-02-28 2008-08-28 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US20100083495A1 (en) * 2007-06-26 2010-04-08 Murata Manufacturing Co., Ltd. Method for manufacturing substrate having built-in components

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI119583B (en) * 2003-02-26 2008-12-31 Imbera Electronics Oy Procedure for manufacturing an electronics module
US8704359B2 (en) 2003-04-01 2014-04-22 Ge Embedded Electronics Oy Method for manufacturing an electronic module and an electronic module
US8222723B2 (en) 2003-04-01 2012-07-17 Imbera Electronics Oy Electric module having a conductive pattern layer
FI115601B (en) * 2003-04-01 2005-05-31 Imbera Electronics Oy Method for manufacturing an electronic module and an electronic module
FI20031341A (en) 2003-09-18 2005-03-19 Imbera Electronics Oy Method for manufacturing an electronic module
JP2005158770A (en) * 2003-11-20 2005-06-16 Matsushita Electric Ind Co Ltd Laminated substrate and manufacturing method thereof, manufacturing method and apparatus of module using the laminated substrate
FI20041680A (en) * 2004-04-27 2005-10-28 Imbera Electronics Oy Electronics module and method for its manufacture
FI117814B (en) * 2004-06-15 2007-02-28 Imbera Electronics Oy A method for manufacturing an electronic module
FI117812B (en) * 2004-08-05 2007-02-28 Imbera Electronics Oy Manufacture of a layer containing a component
US8487194B2 (en) * 2004-08-05 2013-07-16 Imbera Electronics Oy Circuit board including an embedded component
US7615856B2 (en) * 2004-09-01 2009-11-10 Sanyo Electric Co., Ltd. Integrated antenna type circuit apparatus
EP1863087A4 (en) * 2005-03-17 2010-12-22 Panasonic Corp Module board
FI122128B (en) * 2005-06-16 2011-08-31 Imbera Electronics Oy Process for manufacturing circuit board design
US8225499B2 (en) * 2005-06-16 2012-07-24 Imbera Electronics Oy Method for manufacturing a circuit board structure, and a circuit board structure
FI119714B (en) 2005-06-16 2009-02-13 Imbera Electronics Oy Circuit board structure and method for manufacturing a circuit board structure
KR100656751B1 (en) * 2005-12-13 2006-12-13 삼성전기주식회사 Electronic components embedded pcb and the method for manufacturing thereof
US7603771B2 (en) * 2006-08-29 2009-10-20 Mutual-Tek Industries Co., Ltd. Method of manufacturing a combined multilayer circuit board having embedded chips
KR20090010963A (en) * 2007-06-19 2009-01-30 가부시키가이샤 무라타 세이사쿠쇼 Method for manufacturing component-embedded substrate and component-embedded substrate
US20090166889A1 (en) * 2007-12-31 2009-07-02 Rajen Murugan Packaged integrated circuits having surface mount devices and methods to form packaged integrated circuits
US8948286B2 (en) * 2009-10-20 2015-02-03 Wisconsin Alumni Research Foundation Wireless communication system mapping data bits to symbol bit positions according to error rates of those bit positions and data content
KR101084250B1 (en) * 2009-12-14 2011-11-17 삼성전기주식회사 Electronic Components Embedded Printed Circuit Board and Method of Manufacturing the Same
US8860202B2 (en) * 2012-08-29 2014-10-14 Macronix International Co., Ltd. Chip stack structure and manufacturing method thereof
US9743526B1 (en) * 2016-02-10 2017-08-22 International Business Machines Corporation Wiring board with stacked embedded capacitors and method of making
US20170342383A1 (en) 2016-05-27 2017-11-30 Corning Incorporated Lithium disilicate glass-ceramic compositions and methods thereof
CN111417603B (en) 2017-11-28 2023-10-31 康宁股份有限公司 Bioactive borate glass and method thereof
EP3717427A1 (en) 2017-11-28 2020-10-07 Corning Incorporated High liquidus viscosity bioactive glass
EP3717426A1 (en) 2017-11-28 2020-10-07 Corning Incorporated Chemically strengthened bioactive glass-ceramics

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3917984A (en) * 1974-10-01 1975-11-04 Microsystems Int Ltd Printed circuit board for mounting and connecting a plurality of semiconductor devices
US4803115A (en) 1985-09-27 1989-02-07 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Glass fiber-reinforced electrical laminates and a continuous production method therefor
US4891789A (en) * 1988-03-03 1990-01-02 Bull Hn Information Systems, Inc. Surface mounted multilayer memory printed circuit board
JPH04122641A (en) 1990-09-12 1992-04-23 Matsushita Electric Works Ltd Laminated sheet for electrical use
US5407557A (en) * 1992-02-17 1995-04-18 Kabushiki Kaisha Toshiba Wiring boards and manufacturing methods thereof
JPH08118543A (en) 1994-10-28 1996-05-14 Matsushita Electric Works Ltd Production of copper clad laminated sheet
JPH10119195A (en) 1996-10-23 1998-05-12 Sumitomo Bakelite Co Ltd Laminate for printed circuit
US5821614A (en) * 1994-05-06 1998-10-13 Seiko Epson Corporation Card type semiconductor device
JPH11220262A (en) 1997-11-25 1999-08-10 Matsushita Electric Ind Co Ltd Circuit part built-in module and manufacture thereof
US6021050A (en) 1998-12-02 2000-02-01 Bourns, Inc. Printed circuit boards with integrated passive components and method for making same
US6038133A (en) 1997-11-25 2000-03-14 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module and method for producing the same
JP2000117733A (en) 1998-10-15 2000-04-25 Hitachi Chem Co Ltd Prepreg, metal foil-clad laminated sheet and printed wiring board
JP2000216512A (en) 1999-01-27 2000-08-04 Hitachi Chem Co Ltd Manufacture of printed wiring board
JP2001044641A (en) 1999-07-30 2001-02-16 Kyocera Corp Wiring board incorporating semiconductor element and its manufacture
JP2001053413A (en) 1999-08-16 2001-02-23 Sony Corp Substrate incorporating electronic parts, multilayered substrate incorporating electronic parts, and their manufacture
US6215321B1 (en) * 1997-11-25 2001-04-10 Matsushita Electric Industrial Co., Ltd. Probe card for wafer-level measurement, multilayer ceramic wiring board, and fabricating methods therefor
JP2001119147A (en) 1999-10-14 2001-04-27 Sony Corp Multilayer board incorporating electronic device and production method therefor
JP2001210955A (en) 2000-01-27 2001-08-03 Matsushita Electric Ind Co Ltd Producing method for double-faced wiring board with built-in component and electronic circuit structure
JP2001244368A (en) 2000-02-29 2001-09-07 Kyocera Corp Wiring board with built-in electric element
US6370013B1 (en) 1999-11-30 2002-04-09 Kyocera Corporation Electric element incorporating wiring board
US6414504B2 (en) * 1999-05-20 2002-07-02 Delaware Capital Formation, Inc. Coaxial tilt pin fixture for testing high frequency circuit boards
US6429673B1 (en) * 1998-12-29 2002-08-06 Itc Company Ltd. Printed wiring board inspection apparatus
US6452410B1 (en) * 2000-01-05 2002-09-17 Agilent Technologies, Inc. Apparatus and method for electrolytic bare board testing
US6469374B1 (en) 1999-08-26 2002-10-22 Kabushiki Kaisha Toshiba Superposed printed substrates and insulating substrates having semiconductor elements inside
US20020175402A1 (en) 2001-05-23 2002-11-28 Mccormack Mark Thomas Structure and method of embedding components in multi-layer substrates
US6524717B1 (en) 1999-02-19 2003-02-25 Hitachi Chemical Co., Ltd. Prepreg, metal-clad laminate, and printed circuit board obtained from these
US20030055970A1 (en) 2001-09-17 2003-03-20 Iraklis Kourtidis On-demand resource editor for dynamically generated web page documents
US6552265B1 (en) 1998-10-06 2003-04-22 Telefonaktiebolaget Lm Ericsson Printed board assembly and method of its manufacture
US6625307B1 (en) 1999-07-29 2003-09-23 Sun Microsystems, Inc. Image decode optimization techniques

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4578279A (en) * 1981-05-26 1986-03-25 International Business Machines Corporation Inspection of multilayer ceramic circuit modules by electrical inspection of unfired green sheets
US4443278A (en) * 1981-05-26 1984-04-17 International Business Machines Corporation Inspection of multilayer ceramic circuit modules by electrical inspection of green specimens
JP2712091B2 (en) 1990-03-30 1998-02-10 株式会社東芝 Printed wiring board connection device
JP3231537B2 (en) * 1994-03-09 2001-11-26 松下電器産業株式会社 Method for manufacturing multilayer substrate
JPH11100562A (en) * 1997-09-26 1999-04-13 Sumitomo Bakelite Co Ltd Interlayer insulation adhesive for multilayer printed wiring board and copper foil

Patent Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3917984A (en) * 1974-10-01 1975-11-04 Microsystems Int Ltd Printed circuit board for mounting and connecting a plurality of semiconductor devices
US4803115A (en) 1985-09-27 1989-02-07 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Glass fiber-reinforced electrical laminates and a continuous production method therefor
US4891789A (en) * 1988-03-03 1990-01-02 Bull Hn Information Systems, Inc. Surface mounted multilayer memory printed circuit board
JPH04122641A (en) 1990-09-12 1992-04-23 Matsushita Electric Works Ltd Laminated sheet for electrical use
US5407557A (en) * 1992-02-17 1995-04-18 Kabushiki Kaisha Toshiba Wiring boards and manufacturing methods thereof
US5821614A (en) * 1994-05-06 1998-10-13 Seiko Epson Corporation Card type semiconductor device
JPH08118543A (en) 1994-10-28 1996-05-14 Matsushita Electric Works Ltd Production of copper clad laminated sheet
JPH10119195A (en) 1996-10-23 1998-05-12 Sumitomo Bakelite Co Ltd Laminate for printed circuit
JPH11220262A (en) 1997-11-25 1999-08-10 Matsushita Electric Ind Co Ltd Circuit part built-in module and manufacture thereof
US6038133A (en) 1997-11-25 2000-03-14 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module and method for producing the same
US20040088416A1 (en) 1997-11-25 2004-05-06 Matsushita Electric Industrial Co., Ltd. Printed circuit board and method manufacturing the same
US6215321B1 (en) * 1997-11-25 2001-04-10 Matsushita Electric Industrial Co., Ltd. Probe card for wafer-level measurement, multilayer ceramic wiring board, and fabricating methods therefor
US6338767B1 (en) 1997-11-25 2002-01-15 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module and method for producing the same
US6552265B1 (en) 1998-10-06 2003-04-22 Telefonaktiebolaget Lm Ericsson Printed board assembly and method of its manufacture
JP2000117733A (en) 1998-10-15 2000-04-25 Hitachi Chem Co Ltd Prepreg, metal foil-clad laminated sheet and printed wiring board
US6021050A (en) 1998-12-02 2000-02-01 Bourns, Inc. Printed circuit boards with integrated passive components and method for making same
US6429673B1 (en) * 1998-12-29 2002-08-06 Itc Company Ltd. Printed wiring board inspection apparatus
JP2000216512A (en) 1999-01-27 2000-08-04 Hitachi Chem Co Ltd Manufacture of printed wiring board
US6524717B1 (en) 1999-02-19 2003-02-25 Hitachi Chemical Co., Ltd. Prepreg, metal-clad laminate, and printed circuit board obtained from these
US6414504B2 (en) * 1999-05-20 2002-07-02 Delaware Capital Formation, Inc. Coaxial tilt pin fixture for testing high frequency circuit boards
US6625307B1 (en) 1999-07-29 2003-09-23 Sun Microsystems, Inc. Image decode optimization techniques
JP2001044641A (en) 1999-07-30 2001-02-16 Kyocera Corp Wiring board incorporating semiconductor element and its manufacture
JP2001053413A (en) 1999-08-16 2001-02-23 Sony Corp Substrate incorporating electronic parts, multilayered substrate incorporating electronic parts, and their manufacture
US6469374B1 (en) 1999-08-26 2002-10-22 Kabushiki Kaisha Toshiba Superposed printed substrates and insulating substrates having semiconductor elements inside
JP2001119147A (en) 1999-10-14 2001-04-27 Sony Corp Multilayer board incorporating electronic device and production method therefor
US6370013B1 (en) 1999-11-30 2002-04-09 Kyocera Corporation Electric element incorporating wiring board
US6452410B1 (en) * 2000-01-05 2002-09-17 Agilent Technologies, Inc. Apparatus and method for electrolytic bare board testing
JP2001210955A (en) 2000-01-27 2001-08-03 Matsushita Electric Ind Co Ltd Producing method for double-faced wiring board with built-in component and electronic circuit structure
JP2001244368A (en) 2000-02-29 2001-09-07 Kyocera Corp Wiring board with built-in electric element
US20020175402A1 (en) 2001-05-23 2002-11-28 Mccormack Mark Thomas Structure and method of embedding components in multi-layer substrates
US20030055970A1 (en) 2001-09-17 2003-03-20 Iraklis Kourtidis On-demand resource editor for dynamically generated web page documents

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070188998A1 (en) * 2004-07-30 2007-08-16 Murata Manufacturing Co., Ltd. Composite electronic component and method of manufacturing the same
US7594316B2 (en) * 2004-07-30 2009-09-29 Murata Manufacturing Co., Ltd. Method of manufacturing composite electronic component
US20080204038A1 (en) * 2007-02-28 2008-08-28 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US20080204037A1 (en) * 2007-02-28 2008-08-28 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US7656166B2 (en) * 2007-02-28 2010-02-02 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US7659727B2 (en) * 2007-02-28 2010-02-09 Micronics Japan Co., Ltd. Multilayer wiring board and method for testing the same
US20100083495A1 (en) * 2007-06-26 2010-04-08 Murata Manufacturing Co., Ltd. Method for manufacturing substrate having built-in components
US8069558B2 (en) * 2007-06-26 2011-12-06 Murata Manufacturing Co., Ltd. Method for manufacturing substrate having built-in components

Also Published As

Publication number Publication date
US20040063340A1 (en) 2004-04-01
US7284311B2 (en) 2007-10-23
US7047634B2 (en) 2006-05-23
US20050246891A1 (en) 2005-11-10
US20040066634A1 (en) 2004-04-08
US20030159852A1 (en) 2003-08-28
JP2003249763A (en) 2003-09-05

Similar Documents

Publication Publication Date Title
US7284311B2 (en) Multilayer wiring board, manufacturing method therefor and test apparatus thereof
KR101164301B1 (en) Core substrate and printed wiring board
EP1298972B1 (en) Multilayer wiring circuit board
US8110749B2 (en) Printed wiring board
EP0460822A1 (en) Integrated circuit packaging using flexible substrate
US20100014265A1 (en) Flex-rigid wiring board and electronic device
KR100849181B1 (en) Semiconductor package, fabricating method thereof, and molding apparatus and molding method for fabricating the same
US9526182B2 (en) Component-embedded substrate manufacturing method
US20200072873A1 (en) Manufacturing method of a multi-layer for a probe card
US5528826A (en) Method of constructing high yield, fine line, multilayer printed wiring board panel
US7679382B2 (en) Stepped PCB for probe card, probe card having the same and method for clamping the probe card
US20190221527A1 (en) Redistribution system with routing layers in multi-layered homogeneous structure and a method of manufacturing thereof
KR20090022253A (en) Method for preparation of circuit board wherein the passive components are embedded directly
CN111542178B (en) Manufacturing process of multilayer circuit board and multilayer circuit board
KR101956228B1 (en) hole processing method on FR-4 frame and Pi film for using semiconductor chip test socket
KR101206301B1 (en) Method of fabricating a hole for chip-embedded printed circuit board
KR20050055991A (en) Printed circuit board where the test coupon of the micro-via is had and the manufacturing method
KR100541035B1 (en) A printed circuit board manufacturing method for probe card and thereby printed circuit board
Weiss Changes in the PCB world with new packaging technologies and the integration of passive components into the PCB
US6639396B2 (en) Detecting structure formed on a PCB to detect unavailability of the lines
JPH10160793A (en) Probe substrate for bare-chip inspection and its manufacture as well as bare-chip inspection system
KR101233640B1 (en) Method of enhancing the yield of embedded printed circuit board
KR100567096B1 (en) Printed circuit board with embedded capacitor and manufacturing method for the same
KR101368821B1 (en) Embedded type printed circuit board and method of manufacturing the same
CN116744533A (en) Printed circuit board and printed circuit board press-fit test method

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20180815