US6940177B2 - Semiconductor package and method of preparing same - Google Patents

Semiconductor package and method of preparing same Download PDF

Info

Publication number
US6940177B2
US6940177B2 US10068755 US6875502A US6940177B2 US 6940177 B2 US6940177 B2 US 6940177B2 US 10068755 US10068755 US 10068755 US 6875502 A US6875502 A US 6875502A US 6940177 B2 US6940177 B2 US 6940177B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
silicone
semiconductor package
member
method according
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US10068755
Other versions
US20030214051A1 (en )
Inventor
Stanton James Dent
Lyndon James Larson
Robert Thomas Nelson
Debra Charilla Rash
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dow Silicones Corp
Original Assignee
Dow Silicones Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05541Structure
    • H01L2224/05548Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0102Calcium [Ca]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0103Zinc [Zn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01038Strontium [Sr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01044Ruthenium [Ru]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01045Rhodium [Rh]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01056Barium [Ba]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01061Promethium [Pm]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01076Osmium [Os]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01077Iridium [Ir]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A semiconductor package comprising a semiconductor wafer having an active surface comprising at least one integrated circuit, wherein each integrated circuit has a plurality of bond pads; and at least one cured silicone member covering at least a portion of the active surface, wherein at least a portion of each bond pad is not covered by the silicone member, the silicone member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C., and the silicone member is prepared by the method of the invention.

Description

FIELD OF THE INVENTION

The present invention relates to a semiconductor package and more particularly to a wafer-level semiconductor package containing a cured silicone member. The present invention also relates to a method of preparing the semiconductor package.

BACKGROUND OF THE INVENTION

Integrated circuit (IC) chips or dice are commonly packaged before assembly on a printed wiring board (PWB). The package has several important functions, including interconnection (power and signal transmission), mechanical and environmental protection, and heat dissipation. In addition, the package acts as a mechanism for “spreading apart” the connections from the tight pitch (center to center spacing between bond pads) on the IC chip to the relatively wide pitch required by the printed circuit board manufacturer.

In the highly competitive market of electronic packaging, factors of performance, throughput, cost, and reliability have a major influence on packaging technologies. Although packaging is usually performed on individual IC chips, there is growing interest in developing methods of packaging ICs at the wafer level, (i.e., before singulation of individual chips from the wafer). Wafer-level packaging can potentially achieve higher throughput, higher reliability, and lower costs than individual chip packaging.

The reliability of IC packages is often limited by failure of the interconnect elements (e.g., solder joints, bond wires) between the die and the package substrate or between the package and the PWB. Such failures are often due to mechanical stresses incurred during package assembly and/or differences in coefficients of thermal expansion (CTE) between the silicon die and substrate materials. Consequently, various approaches to minimizing mechanically or thermally induced stresses in semiconductor packages have been reported. For example, U.S. Pat. No. 5,171,716 to Cagan et al. discloses a semiconductor device containing a stress-relief layer having a glass transition temperature below 150° C.

Kang et al. teach a wafer-level chip scale package containing a high CTE/modulus dielectric polymer as a stress buffer layer (Electronic Components and Technology Conference Proceedings, 2000, 87-92).

Strandjord et al. teach a one mask process for stress-buffer and passivation applications using photosensitive benzocyclobutene (IEMT/IMC Symposium Proceedings, 1997, 261-266).

U.S. Pat. No. 6,103,552 to Lin discloses a process and a package for wafer-scale packaging. The process includes depositing a layer of a polymeric material, such as polyimide, silicone elastomer, or benzocyclobutene on the surface of a chip. The '552 patent further teaches that the temperature coefficient of expansion of the polymer should be low so as to match that of the metal studs in the package, thereby minimizing local stresses at the stud-polymer interface.

U.S. Pat. No. 6,197,613 to Kung et al. discloses a method of forming a wafer-level package wherein an insulative elastic material layer is provided as a base layer for a multiplicity of metal traces wherein the elastic material has a sufficiently low Young's modulus for functioning as a stress-buffing layer.

U.S. Pat. No. 6,277,669 to Kung et al. discloses a method for fabricating a wafer-level package wherein an elastomeric material layer is first deposited on top of a passivation layer by a printing, coating or laminating method to form a plurality of isolated islands.

Although the aforementioned approaches to semiconductor packaging provide packages having a range of thermal properties, there is a continued need for a semiconductor package having superior thermal stability and reliability.

SUMMARY OF THE INVENTION

The present invention is directed to a semiconductor package comprising:

    • a semiconductor wafer having an active surface comprising at least one integrated circuit, wherein each integrated circuit has a plurality of bond pads; and
    • at least one cured silicone member covering at least a portion of the active surface, wherein at least a portion of each bond pad is not covered by the silicone member, the silicone member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C., and the silicone member is prepared by a method comprising the steps of:
      • (i) printing a silicone composition on the active surface to form a silicone deposit, wherein the silicone composition comprises:
        • (A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule,
        • (B) an organohydrogensiloxane containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
        • (C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
        • (D) a catalytic amount of a hydrosilylation catalyst; and
      • (ii) heating the silicone deposit for an amount of time sufficient to form the cured silicone member.

The present invention is further directed to a method of preparing a semiconductor package, the method comprising the steps of:

    • (i) printing a silicone composition on at least a portion of an active surface of a semiconductor wafer to form at least one silicone deposit, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads, at least a portion of each bond pad is not covered by the silicone deposit, and the silicone composition comprises:
      • (A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule,
      • (B) an organosilicon compound containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
      • (C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
      • (D) a catalytic amount of a hydrosilylation catalyst; and
    • (ii) heating the silicone deposit for an amount of time sufficient to form a cured silicone member, wherein the member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.

The semiconductor package of the present invention exhibits good thermal stability over a wide range of temperatures and good environmental resistance. Also, the semiconductor package permits simultaneous testing of all ICs on a wafer. Moreover, individual chips can be singulated (separated) from the wafer-level semiconductor package, with each chip having a size only slightly larger than the IC itself. These “chip scale packages”, which are lighter, smaller, and thinner than conventional IC packages, are ideally suited for high-density applications.

The method of preparing the semiconductor package of the present invention is scaleable to a high throughput manufacturing process. Importantly, the method provides simultaneous packaging of all ICs on a wafer. Additionally, the method employs conventional stencil printing equipment and methods. Compared with packaging methods employing classical spin-coating techniques, the present method has less waste (silicone composition) and fewer process steps.

The semiconductor package of the present invention can be used to prepare individual IC chip packages. The chip packages are useful for fabricating printed wiring boards, which can be incorporated into electronic equipment, such as calculators, telephones, televisions, and mainframe and personal computers.

These and other features, aspects, and advantages of the present invention will become better understood with reference to the following description, appended claims, and accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a cross-sectional view of a first embodiment of a semiconductor package according to the present invention, wherein the silicone member is a layer.

FIG. 2 shows a cross-sectional view of a second embodiment of a semiconductor package according to the present invention, wherein the silicone member is a layer.

FIG. 3 shows a cross-sectional view of a third embodiment of a semiconductor package according to the present invention, wherein the silicone member is a dome.

FIG. 4 shows a cross-sectional view of a fourth embodiment of a semiconductor package according to the present invention, wherein the silicone member is a dome.

FIG. 5 shows a mold for preparing a cured silicone sample.

DETAILED DESCRIPTION OF THE INVENTION

A semiconductor package according to the present invention comprises:

    • a semiconductor wafer having an active surface comprising at least one integrated circuit, wherein each integrated circuit has a plurality of bond pads; and
    • at least one cured silicone member covering at least a portion of the active surface, wherein at least a portion of each bond pad is not covered by the silicone member, the silicone member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C., and the silicone member is prepared by a method comprising the steps of:
      • (i) printing a silicone composition on the active surface to form a silicone deposit, wherein the silicone composition comprises:
        • (A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule,
        • (B) an organohydrogensiloxane containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
        • (C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
        • (D) a catalytic amount of a hydrosilylation catalyst; and
      • (ii) heating the silicone deposit for an amount of time sufficient to form the cured silicone member.

The semiconductor wafer comprises a semiconductor material such as silicon and gallium arsenide. The active surface of the semiconductor wafer comprises at least one, typically more than 100 ICs. Examples of ICs include, but are not limited to, DRAM, FLASH, SRAM, and LOGIC devices. Each IC has a plurality of bond pads (i.e., I/O terminals), usually located on the periphery of the IC. The number of bond pads per integrated circuit can range from about 4 to about 2,000, depending on the complexity of the circuit. The bond pads are made of an electrically conductive metal, typically aluminum, copper, or alloys thereof.

The semiconductor wafer can further comprise a passivation layer covering the active surface of the wafer except the bond pads. Examples of materials suitable for passivation layers include polyimide, benzocylobutene, and polybenzoxazole. Also, the semiconductor wafer can contain streets or scribe lines, along which the wafer can be sawed into individual chips. Methods of fabricating integrated circuits on semiconductor wafers are well known in the art.

The cured silicone member can have a variety of forms, including, but not limited to, dome, layer, cylinder, sphere, hemisphere, cone, cube, ellipse, hexagon, oval, pyramid, wedge, polyhedron, and disc. The particular form depends on the rheological properties of the uncured silicone composition, size and shape of apertures in the stencil or screen, and print conditions. The thickness (or height) of the silicone member can be from 10 to 250 μm, alternatively from 10 to 200 μm, or alternatively from 10 to 50 μm.

The cured silicone member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C., alternatively from 60 to 180 μm/m° C., or alternatively from 150 to 180 μm/m° C., between −40 and 150° C. Additionally, the cured silicone member has a modulus of from 1 to 300 MPa, alternatively from 1 to 100 MPa, or alternatively from 1 to 20 MPa, at 25° C. The coefficient of thermal expansion and modulus of the cured silicone member are determined as described in Examples below.

The cured silicone member is prepared using a silicone composition comprising (A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule, (B) an organohydrogensiloxane containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition, (C) an effective amount of an inorganic filler, and (D) a catalytic amount of a hydrosilylation catalyst.

Component (A) is at least one organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule. The organopolysiloxane can have a linear or branched structure. The organopolysiloxane can be a homopolymer or a copolymer. The alkenyl groups can have from 2 to 10 carbon atoms and are exemplified by, but not limited to, vinyl, allyl, butenyl, and hexenyl. The alkenyl groups in the organopolysiloxane can be located at terminal, pendant, or both terminal and pendant positions. The remaining silicon-bonded organic groups in the organopolysiloxane are independently selected from monovalent hydrocarbon and monovalent halogenated hydrocarbon groups free of aliphatic unsaturation. These monovalent groups can have from 1 to 20 carbon atoms or alternatively from 1 to 10 carbon atoms, and are exemplified by, but not limited to alkyl such as methyl, ethyl, propyl, pentyl, octyl, undecyl, and octadecyl; cycloalkyl such as cylcohexyl; aryl such as phenyl, tolyl, xylyl, benzyl, and 2-phenylethyl; and halogenated hydrocarbon groups such as 3,3,3-trifluoropropyl, 3-chloropropyl, and dichlorophenyl.

The viscosity of the organopolysiloxane at 25° C., which varies with molecular weight and structure can be from 0.002 to 60 Pa·s, alternatively from 0.002 to 50 Pa·s, or alternatively from 0.1 to 10 Pa·s.

Examples of organopolysiloxanes useful in the silicone composition include, but are not limited to, polydiorganosiloxanes having the following formulae:
ViMe2SiO(Me2SiO)aSiMe2Vi, ViMe2SiO(Me2SiO)0.25a(MePhSiO)0.75aSiMe2Vi,
ViMe2SiO(Me2SiO)0.95a(Ph2SiO)0.05aSiMe2Vi,
ViMe2SiO(Me2SiO)0.98a(MeViSiO)0.02aSiMe2Vi,
Me3SiO(Me2SiO)0.95a(MeViSiO)0.05aSiMe3, and PhMeViSiO(Me2SiO)aSiPhMeVi,
where Me, Vi, and Ph denote methyl, vinyl, and phenyl respectively and a has a value such that the viscosity of the polydiorganosiloxane is from 0.002 to 60 Pa·s at 25° C.

Methods of preparing organopolysiloxanes suitable for use in the silicone composition, such as hydrolysis and condensation of organohalosilanes or equilibration of cyclic polydiorganosiloxanes, are well known in the art.

Component (A) can be a single organopolysiloxane or a mixture comprising two or more organopolysiloxanes that differ in at least one property, such as structure, viscosity, average molecular weight, siloxane units, and sequence.

Component (B) is at least one organohydrogensiloxane containing an average of at least two silicon-bonded hydrogen atoms per molecule. It is generally understood that crosslinking occurs when the sum of the average number of alkenyl groups per molecule in component (A) and the average number of silicon-bonded hydrogen atoms per molecule in component (B) is greater than four. The silicon-bonded hydrogen atoms in the organohydrogensiloxane can be located at terminal, pendant, or both terminal and pendant positions.

The organohydrogensiloxane can be a disiloxane, trisiloxane, or polysiloxane. The structure of the organohydrogensiloxane can be linear, branched, cyclic, or resinous.

Examples of organohydrogensiloxanes include, but are not limited to, disiloxanes such as 1,1,3,3-tetramethyldisiloxane and 1,1,3,3-tetraphenyldisiloxane; trisiloxanes such as phenyltris(dimethylsiloxy)silane and 1,3,5-trimethylcyclotrisiloxane; and polysiloxanes such as a trimethylsiloxy-terminated poly(methylhydrogensiloxane), a trimethylsiloxy-terminated poly(dimethylsiloxane/methylhydrogensiloxane), a dimethylhydrogensiloxy-terminated poly(methylhydrogensiloxane), and a resin consisting essentially of H(CH3)2SiO1/2 units, (CH3)3SiO1/2 units, and SiO4/2 units.

Component (B) can be a single organohydrogensiloxane or a mixture comprising two or more organohydrogensiloxanes that differ in at least one property, such as structure, average molecular weight, viscosity, siloxane units, and sequence.

The concentration of component (B) in the silicone composition of the present invention is sufficient to cure (crosslink) the composition. The exact amount of component (B) depends on the desired extent of cure, which generally increases as the ratio of the number of moles of silicon-bonded hydrogen atoms in component (B) to the number of moles of alkenyl groups in component (A) increases. The concentration of component (B) can be can be sufficient to provide from 0.8 to 3 silicon-bonded hydrogen atoms or alternatively from 0.8 to 1.5 silicon-bonded hydrogen atoms, per alkenyl group in component (A).

Methods of preparing organohydrogensiloxanes, such as hydrolysis and condensation of organohalosilanes, are well known in the art.

Component (C) is at least one inorganic filler having a surface area (B.E.T. method) less than 25 m2/g, alternatively from 0.25 to 10 m2/g, alternatively from 0.25 to 5 m2/g. Component (C) can be any inorganic filler having a surface area less than 25 m2/g typically employed in hydrosilylation addition-curable silicone compositions to modify the rheological properties of the composition, the cost of the composition, or to modify the mechanical, electrical, chemical, or thermal properties of the cured silicone product.

The inorganic filler comprises particles having an average size of from 0.2 to 150 μm or alternatively from 0.2 to 20 μm.

Although the shape of the inorganic filler particles is not critical, particles having a spherical shape are preferred because they generally impart a smaller increase in viscosity to the silicone composition than particles having other shapes.

The pH value of the inorganic filler at room temperature (15 to 25° C.) can be from 3 to 9 or alternatively from 6 to 9. The pH of a filler can be determined by measuring the pH value of a slurry of 10 g of the filler in 10 mL of distilled water, as exemplified in ASTM D 4972. When the pH of the filler is less than about 3, the cured silicone product typically exhibits reduced thermal stability. When the pH of the filler is greater than about 9, the silicone composition typically becomes unstable upon storage and/or the cured silicone product exhibits reduced thermal stability.

The filler can have a water (moisture) content not greater than 2% by weight or alternatively not greater than 1% by weight. The water content of a filler can be determined by measuring the weight loss on drying the filler at 110° C., as exemplified in ASTM D 2216. When the water content is greater than about 2% by weight, the organohydrogensiloxane and water can react in the presence of the hydrosilylation catalyst. This reaction consumes the organohydrogensiloxane required for curing the silicone composition and produces hydrogen gas, which may cause formation of voids in the cured silicone product.

Examples of inorganic fillers include, but are not limited to, natural silicas such as crystalline silica, ground crystalline silica, and diatomaceous silica; synthetic silicas such as fused silica, silica gel, and silicates such as mica, wollastonite, feldspar, and nepheline syenite; metal oxides such as aluminum oxide, titanium dioxide, magnesium oxide, ferric oxide, beryllium oxide, chromium oxide, titanium oxide, and zinc oxide; metal nitrides such as boron nitride, silicon nitride, and aluminum nitride, metal carbides such as boron carbide, titanium carbide, and silicon carbide; carbon black; alkaline earth metal carbonates such as calcium carbonate; alkaline earth metal sulfates such as calcium sulfate, magnesium sulfate, and barium sulfate; molybdenum disulfate; zinc sulfate; kaolin; talc; glass fiber; glass beads such as hollow glass microspheres and solid glass microspheres; aluminum trihydrate; asbestos; and metallic powders such as aluminum, copper, nickel, iron, and silver powders. A suggested inorganic filler is fused silica.

Component (C) can also be a treated inorganic filler, prepared by treating the surfaces of the aforementioned inorganic fillers with an organosilicon compound. The organosilicon compound can be any of the organosilicon compounds typically used to treat silica fillers. Examples of organosilicon compounds include, but are not limited to, organochlorosilanes such as methyltrichlorosilane, dimethyldichlorosilane, and trimethyl monochlorosilane; organosiloxanes such as hydroxy-endblocked dimethylsiloxane oligomer, hexamethyldisiloxane, and tetramethyldivinyldisiloxane; organosilazanes such as hexamethyldisilazane, hexamethylcyclotrisilazane; and organoalkoxysilanes such as methyltrimethoxysilane, vinyltrimethoxysilane, vinyltriethoxysilane, 3-glycidoxypropyltrimethoxysilane, and 3-methacryloxypropyltrimethoxysilane.

Component (C) can be a single inorganic filler as described above or a mixture of two or more such fillers that differ in at least one property, such as surface area, surface treatment, particle size, density, and particle shape.

Component (C) is present in an effective amount in the silicone composition. As used herein, the term “effective amount” means that the concentration of component (C) is such that the silicone composition cures to form a product having a coefficient of thermal expansion from 60 to 280 μm/m/° C. between −40 and 150° C., as determined using the methods in the Examples below. The exact concentration of component (C) depends on the desired thermal properties, surface area of the filler, density of the filler, shape of the filler particles, surface treatment of the filler, and nature of the other components in the silicone composition.

The concentration of component (C) can be from 30 to 1200 parts by weight, alternatively from 100 to 600 parts by weight, or alternatively 150 to 400 parts by weight, per 100 parts by weight of component (A). When the concentration of component (C) is less than about 30 parts by weight, the cured silicone product does not exhibit a significant reduction in coefficient of thermal expansion compared with the silicone product produced from the same composition absent the inorganic filler. When the concentration of component (C) is greater than about 1200 parts by weight, the silicone composition has a very high viscosity and cures to form a brittle product. The effective amount of component (D) can be readily determined by routine experimentation using the methods in the Examples below.

Component (D) is at least one hydrosilylation catalyst that promotes the addition reaction of component (A) with component (B). The hydrosilylation catalyst can be any of the well-known hydrosilylation catalysts comprising a platinum group metal, a compound containing a platinum group metal, or a microencapsulated platinum group metal-containing catalyst. Platinum group metals include platinum, rhodium, ruthenium, palladium, osmium and iridium. Preferably, the platinum group metal is platinum, based on its high activity in hydrosilylation reactions.

Examples of hydrosilylation catalysts include the complexes of chloroplatinic acid and certain vinyl-containing organosiloxanes disclosed by Willing in U.S. Pat. No. 3,419,593, which is hereby incorporated by reference. A specific example of such a catalyst is the reaction product of chloroplatinic acid and 1,3-diethenyl-1,1,3,3-tetramethyldisiloxane.

The hydrosilylation catalyst can also be a microencapsulated platinum group metal-containing catalyst comprising a platinum group metal encapsulated in a thermoplastic resin. Compositions containing microencapsulated hydrosilylation catalysts are stable for extended periods of time, typically several months or longer, under ambient conditions, yet cure relatively rapidly at temperatures above the melting or softening point of the thermoplastic resin(s). Microencapsulated hydrosilylation catalysts and methods of preparing them are well known in the art, as exemplified in U.S. Pat. No. 4,766,176 and the references cited therein; and U.S. Pat. No. 5,017,654.

Component (D) can be a single hydrosilylation catalyst or a mixture comprising two or more different catalysts that differ in at least one property, such as structure, form, platinum group metal, complexing ligand, and thermoplastic resin.

The concentration of component (D) is sufficient to catalyze the addition reaction of component (A) with component (B). The concentration of component (D) can be sufficient to provide from 0.1 to 1000 ppm of a platinum group metal, alternatively from 1 to 500 ppm of a platinum group metal, or alternatively from 5 to 150 ppm of a platinum group metal, based on the combined weight of components (A), (B), and (C). The rate of cure is very slow below 0.1 ppm of platinum group metal. The use of more than 1000 ppm of platinum group metal results in no appreciable increase in cure rate, and is therefore uneconomical.

The silicone composition can comprise additional ingredients, provided the ingredient does not prevent the composition from curing to form a silicone resin having low CTE and low modulus, as described above. Examples of additional ingredients include, but are not limited to, hydrosilylation catalyst inhibitors; organopolysiloxane resins, adhesion promoters, such as the adhesion promoters taught in U.S. Pat. Nos. 4,087,585 and 5,194,649; dyes; pigments; anti-oxidants; heat stabilizers; UV stabilizers; flame retardants; flow control additives; and organic solvents.

Examples of hydrosilylation catalyst inhibitors include various “ene-yne” systems such as 3-methyl-3-penten-1-yne and 3,5-dimethyl-3-hexen-1-yne; acetylenic alcohols such as 3,5-dimethyl-1-hexyn-3-ol, 1-ethynyl-1-cyclohexanol, and 2-phenyl-3-butyn-2-ol; maleates and fumarates, such as the well known dialkyl, dialkenyl, and dialkoxyalkyl fumarates and maleates; and cyclovinylsiloxanes.

Examples of organic solvents include saturated hydrocarbons such as pentane, hexane, and heptane; aromatic hydrocarbons such as benzene, toluene and xylene; mineral spirits; halohydrocarbons such as dichloromethane, chloroform, and 1,1,1-trichloroethane; esters such as ethyl acetate; ketones, such as acetone, methyl ethyl ketone, and methyl isobutyl ketone; and mixtures of such solvents.

One type of organopolysiloxane resin consists essentially of R3 3SiO1/2 siloxane units and SiO4/2 siloxane units wherein each R3 is independently selected from monovalent hydrocarbon and monovalent halogenated hydrocarbon groups having from 1 to 20 carbon atoms and the mole ratio of R3 3SiO1/2 units to SiO4/2 units in the organopolysiloxane resin is from 0.65 to 1.9.

When the silicone composition further comprises an organopolysiloxane resin, the concentration of the crosslinking agent can be sufficient to provide from 0.8 to 3 silicon-bonded hydrogen atoms per alkenyl group in component (A) and the organopolysiloxane resin combined.

The concentration of the organopolysiloxane resin in the silicone composition of the present invention can be from 1 to 100 parts by weight or alternatively from 30 to 100 parts by weight, per 100 parts by weight of component (A).

The organopolysiloxane resin of the present invention can be prepared by well known methods in the art as exemplified in U.S. Pat. No. 2,676,182 to Daudt et al.

In a preferred embodiment, the silicone composition further comprises a silica filler having a surface area (B.E.T. method) of from 50 to 400 m2/g. The silica filler imparts thixotropy to the silicone composition. As used herein, the term thixotropy means that the composition exhibits a reduction in viscosity when a shearing force is applied and an increase in viscosity upon subsequent rest. The degree of thixotropy can be determined by measuring the thixotropy index of the composition. For example, the thixotropy index can be expressed as the ratio of the viscosity of the silicone composition at a shear rate of 1 rad/s to the viscosity of the composition at a shear rate of 10 rad/s, wherein each viscosity is measured at 23±2° C.

Examples of suitable silica fillers include, but are not limited to, fumed silica, precipitated silica, and treated silica fillers prepared by treating surfaces of the aforementioned silica with an organosilicon compound. Suitable organosilicon compounds are exemplified above for component (C).

The concentration of the silica filler can be from 0.5 to 20 parts by weight or alternatively from 0.5 to 10 parts by weight, per 100 parts by weight of component (A).

The silicone composition of the present invention can be a one-part composition comprising components (A) through (D) in a single part or, alternatively, a multi-part composition comprising components (A) through (D) in two or more parts. In a multi-part composition, components (A), (B), and (D) are typically not present in the same part unless an inhibitor is also present. For example, a multi-part silicone composition can comprise a first part containing a portion of component (A), a portion of component (C), and all of component (D), and a second part containing the remaining portions of component (A) and (C) and all of component (B).

The one-part silicone composition of the instant invention can be prepared by combining components (A) through (D) and any optional ingredients in the stated proportions at ambient temperature with or without the aid of a solvent, which is described above. Although the order of addition of the various components is not critical when the silicone composition is to be used immediately, the hydrosilylation catalyst is preferably added last at a temperature below about 30° C. to prevent premature curing of the composition. Also, the multi-part silicone composition of the present invention can be prepared by combining the particular components designated for each part.

The semiconductor package of the present invention is exemplified, but not limited, to the embodiments described below and shown in FIGS. 1-4. In the Figures, only a portion of a wafer having a single bond pad is shown.

In a first embodiment of a semiconductor package according to the present invention, shown in FIG. 1, the semiconductor package comprises a semiconductor wafer 10 having an active surface comprising at least one integrated circuit (not shown), wherein each integrated circuit has a plurality of bond pads 20; and a cured silicone layer 30 covering the active surface of the wafer except the bond pads 20.

In a second embodiment of a semiconductor package according to the present invention, shown in FIG. 2, the semiconductor package comprises a semiconductor wafer 10 having an active surface comprising at least one integrated circuit (not shown), wherein each integrated circuit has a plurality of bond pads 20; a cured silicone layer 30 covering the active surface of the wafer except the bond pads 20, a metal trace 40 having a proximal end attached to each bond pad 20 and a distal end lying on the surface of the silicone layer 30; a solder bump 50 attached to the distal end of each trace 40; and a solder mask 60 covering the bond pads 20, silicone layer 30, and metal trace 40.

In a third embodiment of a semiconductor package, shown in FIG. 3, the semiconductor package comprises a semiconductor wafer 10 having an active surface comprising at least one integrated circuit (not shown), wherein each integrated circuit has a plurality of bond pads 20; and a cured silicone dome 31 covering a portion of the active surface of the wafer except the bond pads 20.

In a fourth embodiment of a semiconductor package, shown in FIG. 4, the semiconductor package comprises a semiconductor wafer 10 having an active surface comprising at least one integrated circuit (not shown), wherein each integrated circuit has a plurality of bond pads 20; a cured silicone dome 31 covering a portion of the active surface of the wafer except the bond pads 20; a metal trace 41 having a proximal end attached to each bond pad 20 and a distal end lying on the surface of the cured silicone dome 31; and a solder bump 50 attached to the distal end of each trace 41.

In the above embodiments, the metal traces reroute or redistribute the peripheral bond pads on the ICs to an area array configuration. The traces comprise an electrically conductive metal or alloy. Examples of metals include chromium, titanium, copper, gold, and nickel. In particular, the metal trace can consist of a three-layer system of titanium/nickel/copper, where titanium is the adhesion layer, nickel is a diffusion barrier, and copper is the main trace metal. Also, the solder mask can be a cured product of the silicone composition of the present invention. The preceding wafer-level package design absent the silicone composition of the present invention is known in the art. For example, Kang et al. report a wafer-level chip-scale package containing a modified polyimide as a stress buffer layer, a solder mask consisting of benzocyclobutene, and a redistribution network consisting of metal runners and solder balls (Electronic Components and Technology Conference Proceedings, 2000, 87-92).

A method of preparing a semiconductor package according to the present invention comprises the steps of:

    • (i) printing a silicone composition on at least a portion of an active surface of a semiconductor wafer to form at least one silicone deposit, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads, at least a portion of each bond pad is not covered by the silicone deposit, and the silicone composition comprises:
      • (A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule,
      • (B) an organosilicon compound containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
      • (C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
      • (D) a catalytic amount of a hydrosilylation catalyst; and
    • (ii) heating the silicone deposit for an amount of time sufficient to form a cured silicone member, wherein the member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.

The silicone composition can be applied to the active surface of the semiconductor wafer using conventional stencil printing or screen printing methods, depending on the desired thickness of the deposit. In general, screen printing can be used to produce deposits having a thickness up to 150 μm and stencil printing can be used to produce deposits having a thickness up to 300 μm. The particular print conditions depend on the rheological properties of the uncured silicone composition, aperture dimensions, and method of printing (i.e., stencil or screen). For example, the silicone composition can be applied by stencil or screen printing using a squeegee pressure from 2 to 25 lbf, a speed of 0.2 to 5 in./s (0.5 to 12.7 cm/s), and a snap-off adjustment from 0 to 0.1 in. (0 to 2.5 mm).

The silicone deposit is then heated for an amount of time sufficient to form the cured silicone member. The silicone deposit can be heated for an amount of time sufficient to achieve a desired crosslink density without oxidation or decomposition. For example, the deposit can be heated at a temperature of from 70 to 250° C. for 3 to 360 min., alternatively from 90 to 200° C. for 5 to 60 min., or alternatively from 100 to 150° C. for 15 to 60 min. The silicone deposit can be heated using conventional equipment such as a hot plate or oven.

The present method can further comprise attaching a spring contact to each bond pad and separating the package into individual IC chips. Examples of spring contacts and methods of attaching spring contacts to semiconductor devices are known in the art, as exemplified in U.S. Pat. No. 6,168,974B1 to Chang et al.

Conversely, the method can further comprise separating the package into individual IC chips and assembling each chip into a leadframe package. The assembly process typically includes attaching each chip to a leadframe, connecting (usually wire bonding) the bond pads on each chip to the leads on the leadframe, and sealing the parts of the housing together or encapsulating the assembly with a molding compound. Methods of assembling leadframe packages, such as DIP, SH-DIP, SK-DIP, SL-DIP, SIP, ZIP, PGA, SO, SOP, LCC, PLCC, and SOJ, are well known in the art.

On the other hand, the method can further comprise separating the package into individual IC chips and assembling each chip into a Ball Grid Array (BGA) package. Methods of assembling BGA packages are also well known in the art.

The semiconductor package shown in FIG. 1 can be prepared by (i) printing a silicone composition on an active surface of a semiconductor wafer 10 to form a silicone layer, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads 20, the bond pads 20 are not covered by the silicone layer, and the silicone composition comprises components (A)-(D), described above; and (ii) heating the silicone layer for an amount of time sufficient to form a cured silicone layer 30, wherein the cured silicone layer has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.

The semiconductor package shown in FIG. 2 can be prepared by (i) printing a silicone composition on an active surface of a semiconductor wafer 10 to form a silicone layer, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads 20, the bond pads 20 are not covered by the silicone layer, and the silicone composition comprises components (A)-(D), described above; and (ii) heating the silicone layer for an amount of time sufficient to form a cured silicone layer 30, wherein the cured silicone layer has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.; (iii) forming a metal trace 40 having a proximal end attached to each bond pad 20 and a distal end lying on the surface of the silicone layer 30; (iv) applying a solder mask 60 covering the bond pads 20, silicone layer 30, and metal traces 40, wherein a potion of the distal end of each trace 40 is free of the solder mask 60; and (v) forming a solder bump 50 on the distal end of each trace 40. The resulting semiconductor package can be separated into individual IC chips using, for example, a conventional wafer saw.

The semiconductor package shown in FIG. 3 can be prepared by (i) printing a silicone composition on an active surface of a semiconductor wafer 10 to form at least one silicone dome, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads 20, the bond pads 20 are not covered by the silicone dome, and the silicone composition comprises components (A)-(D), described above; and (ii) heating the silicone dome for an amount of time sufficient to form a cured silicone dome 31, wherein the cured silicone dome has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.

The semiconductor package shown in FIG. 4 can be prepared by (i) printing a silicone composition on an active surface of a semiconductor wafer 10 to form a silicone dome, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads 20, the bond pads are not covered by the silicone dome, and the silicone composition comprises components (A)-(D), described above; (ii) heating the heating the silicone dome for an amount of time sufficient to form a cured silicone dome 31, wherein the member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.; (iii) forming a metal trace 41 having a proximal end attached to each bond pad 20 and a distal end lying on the surface of the cured silicone dome 31; and (iv) forming a solder bump 50 on the distal end of each trace 41. The resulting semiconductor package can be separated into individual IC chips using, for example, a conventional wafer saw.

In the above embodiments of the present method, the metal traces can be formed using conventional sputtering, lithography, and electroplating techniques as reported, for example, by Kang et al. (Electronic Components and Technology Conference, 2000, 87-92).

The semiconductor package of the present invention exhibits good thermal stability over a wide range of temperatures and good environmental resistance. Also, the semiconductor package permits simultaneous testing of all ICs on a wafer. Moreover, individual chips can be singulated (separated) from the wafer-level semiconductor package, with each chip having a size only slightly larger than the IC itself. These “chip scale packages”, which are lighter, smaller, and thinner than conventional IC packages, are ideally suited for high-density applications.

The method of preparing the semiconductor package of the present invention is scaleable to a high throughput manufacturing process. Importantly, the method provides simultaneous packaging of all ICs on a wafer. Additionally, the method employs conventional stencil printing equipment and methods. Compared with classical spin-coating methods, the present method features less waste of material (silicone composition), and fewer process steps.

The semiconductor package of the present invention can be used to prepare individual IC chip packages. The chip packages are useful for fabricating printed wiring boards, which can be incorporated into electronic equipment, such as calculators, telephones, televisions, and mainframe and personal computers.

These and other features, aspects, and advantages of the present invention will become better understood with reference to the following description, appended claims, and accompanying drawings.

EXAMPLES

The following examples are presented to further illustrate the silicone composition of this invention, but are not to be considered as limiting the invention, which is delineated in the appended claims. Unless otherwise noted, all parts and percentages reported in the examples are by weight.

Measurement of Viscosity

The viscosity of a silicone composition was determined using a Rheometric Scientific SR-5000 parallel plate rheometer equipped with 25-mm plates. The rheometer was operated in a stress-controlled mode at 25° C. The shear rate was increased from 100 to 5000 dynes/cm2 during a 5 min. period. The reported values for viscosity, expressed in dynes/cm2, were determined at shear rates of 1.0 sec−1 and 10 sec−1.

Preparation of Silicone Samples

A silicone composition was poured into a rectangular mold having internal dimensions of 3.0 in.×6.0 in.×0.075 in. (7.6 cm×15 cm×0.19 cm) and constructed of aluminum and a Teflon sheet (FIG. 5). The filled mold was covered with a Teflon sheet and heated in a press at 150° C. for 15 min. under a mass of 10 ton (9072 kg). The mold was allowed to cool to room temperature and the silicone sample was removed. The sample was heated on a Teflon sheet in an oven at 150° C. for 45 min. and then maintained at room temperature for at least 24 h.

Preparation of Silicone Test Specimens

Test specimens for measurement of durometer hardness, tensile strength, elongation, and chord modulus were prepared by cutting three dumbbell-shaped specimens from each silicone sample using Die C in accordance with the procedure described in ASTM D 412.

Test specimens for measurement of coefficient of linear thermal expansion were prepared by cutting cylindrical specimens having a diameter of 0.25 in. (0.64 cm) and length of 0.075 in. (0.19 cm) from silicone samples.

Measurement of Durometer Hardness

The durometer hardness of a silicone test specimen was determined using a Shore Type A instrument according to ASTM D 2240. Three test specimens from the same silicone sample were stacked to achieve a total thickness of 0.22 in. (0.57 cm). Hardness measurements were performed on the outer surface of the uppermost test specimen. Reported values for durometer hardness represent the average of three measurements performed at different locations on the same test specimen.

Measurement of Tensile Strength, Elongation, and Chord Modulus

Tensile strength at ultimate elongation, ultimate elongation, and chord modulus of a silicone test specimen were determined using a Monsanto Tensiometer 2000 according to ASTM D 412. The rate of grip separation was 20 in./min (0.85 cm/s). Chord modulus was calculated from the stress-strain curve using the method described in ASTM E 111-97. Reported values for tensile strength (Pa), elongation (%), and chord modulus (MPa) each represent the average of three measurements made on different dumbbell-shaped test specimens from the same silicone sample.

Measurement of Coefficient of Linear Thermal Expansion

Coefficient of linear thermal expansion of a silicone test specimen was determined using a TA Instruments TMA 2910 thermomechanical analyzer. A flat quartz probe having a diameter of 0.125 in. (0.318 cm) was brought into contact with the surface of the specimen. A force of 0.1 Newton was applied to the probe and the temperature of the specimen was increased from 30° C. to 200° C. at a rate of 5° C./min. The displacement of the probe as a function of temperature was recorded, and the slope of the best fit line between 50 and 150° C. was used to determine CTE. The coefficient of linear thermal expansion, expressed in units of μm/m/° C., was obtained by dividing the linear expansion per unit length by the change in temperature.

Method of Printing

Silicone compositions were printed directly on the flat surface of a 150-mm silicon wafer using a Speedline Technologies model MPM/SPM stencil printer equipped with a squeegee having a length of 8.0 in. (20 cm) and a stainless steel stencil having a thickness of 0.0015 in. (0.038 mm) and containing multiple 0.013-in. (0.33 mm) circular apertures. The stencil printer was operated at a squeegee pressure of 13 lbf (58 N), a snap-off adjustment of 0.01 in. (0.2 mm), and a speed of 0.4 in./s (1 cm/s). The wafer was heated in an oven at a temperature of 150° C. for 15 min.

Measurement of Print Dimensions

The dimensions of printed features were determined using a Tencor P-11 profilometer. The reported values for base width, top width, average height, and peak each represent the average of three measurements performed on different features of the same wafer.

Reagents

The following chemical substances were used in the Examples:

    • Polymer A: a dimethylhexenylsiloxy-terminated poly(dimethylsiloxane/methylhexenylsiloxane) having an average of 146 dimethylsiloxane units and two methylhexenylsiloxane units per molecule, and a viscosity of 0.42 Pa·s at 25° C.
    • Polymer B: a mixture consisting of 66.9% of a dimethylvinylsiloxy-terminated poly(dimethylsiloxane) having a viscosity of about 2 Pa·s at 25° C., 2.1% of a dimethylvinylsiloxy-terminated poly(dimethylsiloxane) having a viscosity of about 55 Pa·s at 25° C., and 31% of an organopolysiloxane resin consisting essentially of CH2═CH(CH3)2SiO1/2 units, (CH3)3SiO1/2 units, and SiO4/2 units, wherein the mole ratio of CH2═CH(CH3)2SiO1/2 units and (CH3)3SiO1/2 units combined to SiO4/2 units is about 0.7, and the resin has a weight-average molecular weight of about 22,000, a polydispersity of about 5, a viscosity of 5 Pa·s at 25° C., and the resin contains about 1.8% by weight (about 5.5 mole %) of vinyl groups.
    • Polymer C: a mixture consisting of 85% of a dimethylvinylsiloxy-terminated poly(dimethylsiloxane) having a viscosity of about 3 mPa·s at 25° C., 10% of dimethylcylcosiloxanes, and 5% of tetramethyldivinyldisiloxane.
    • Polymer D: a dimethylvinylsiloxy-terminated poly(dimethylsiloxane) having an average degree of polymerization of about 830 and a viscosity of 55 Pa·s at 25° C.
    • Crosslinking Agent A: an organohydrogenpolysiloxane consisting essentially of H(CH3)2SiO1/2 units, (CH3)3SiO1/2 units, and SiO4/2 units, wherein the organohydrogenpolysiloxane contains about 1.0 percent by weight of silicon-bonded hydrogen atoms and has a viscosity of about 2.4×10−5 m2/s at 25° C.
    • Crosslinking Agent B: a trimethylsiloxy-terminated poly(dimethylsiloxane/methylhydrogensiloxane) having an average of 3 dimethylsiloxane units and 5 methylhydrogensiloxane units per molecule, a viscosity of 5 mPa·s at 25° C., and containing about 0.8% of silicon-bonded hydrogen atoms.
    • Crosslinking Agent C: a mixture consisting of 90% of a trimethylsiloxy-terminated poly(dimethylsiloxane/methylhydrogensiloxane) having an average of 16 dimethylsiloxane units and 39 methylhydrogensiloxane units per molecule and containing about 1.05% of silicon-bonded hydrogen atoms; and 10% of low boiling cyclic and linear dimethylmethylhydrogensiloxanes.
    • Filler A: an electronic DRAM grade spherical fused silica having an average particle size of 4.4 micron and an average surface area of about 1.3 m2/g.
    • Filler B: a treated fumed silica sold under the trademark CAB-O-SIL TS-530 by Cabot Corporation. The treated fumed silica is a high-purity silica which has been treated with hexamethyldisilazane. The treated fumed silica has a surface area (BET) of 212±28 m2/g, a carbon content of 4.25±0.5 percent by weight, and a specific gravity of 2.2 g/cm3.
    • Adhesion Promoter: a reaction product of a hydroxy-terminated (dimethylsiloxane/methylvinylsiloxane) having an average of two dimethylsiloxane units and two methylvinylsiloxane units per molecule and glycidoxypropyltrimethoxysilane. The product was prepared by reacting equal parts by weight of the siloxane and glycidoxypropyltrimethoxysilane at a temperature of 140° C. for 2 hours in the presence of a potassium catalyst. The reaction mixture was neutralized with bis(dimethylvinylsilyl)vinylphosphonate and devolatilized for two hours at a temperature of 130° C. and a pressure of 6.7 kPa.
    • Catalyst: a mixture consisting of 40 percent by weight of a complex of platinum with 1,3-divinyl-1,1,3,3-tetramethyldisiloxane dispersed in a thermoplastic silicone resin, wherein the resin consists of 78 mole percent monophenylsiloxane units and 22 mole percent dimethylsiloxane units and the resin has a softening point of 60-90° C.; 55 percent by weight of Polymer B, a dimethylvinylsiloxy-terminated poly(dimethylsiloxane) having a viscosity of 2 Pa·s at 25° C. and a vinyl content of 0.2 percent by weight; and 5 percent by weight of a hexamethyldisilazane-treated fumed silica. The catalyst has a platinum content of about 0.16 percent by weight (1600 ppm).
    • Inhibitor: 2-Phenyl-3-butyn-2-ol.
Example 1

Polymer B (20.9 parts), 79.1 parts of Polymer D, 1.2 parts of Crosslinking Agent C, and 194.5 parts of Filler A were blended in a changed can mixer until the filler became uniformly distributed in the mixture. Inhibitor (0.04 part) and 3.7 parts of Catalyst were added to the mixture and mixing was continued for about 20 min. The silicone composition had a viscosity of 235.6 Pa·s at 1.0 rad/s and 193.4 Pa·s at 10 rad/s. The physical properties of the cured silicone product are shown in Table 1.

Example 2

Polymer A (75.0 parts), 25.0 parts of Polymer B, 2.5 parts of Crosslinking Agent A, 3.2 parts of Crosslinking Agent B, 291.6 parts of Filler A, and 4.2 parts of Filler B were blended in a changed can mixer until the filler became uniformly distributed in the mixture. Inhibitor (0.05 part) and 2.5 parts of Catalyst were added to the mixture and mixing was continued for about 20 min. The silicone composition had a viscosity of 177.0 Pa·s at 1.0 rad/s and 27.9 Pa·s at 10 rad/s. The physical properties of the cured silicone product are shown in Table 1.

Example 3

Polymer B (50.0 parts), 50.0 parts of Polymer C, 18.3 parts of Crosslinking Agent C, 345.3 parts of Filler A, and 9.8 parts of Filler B were blended in a changed can mixer until the filler became uniformly distributed in the mixture. Inhibitor (0.06 part) and 3.1 parts of Catalyst were added to the mixture and mixing was continued for about 20 min. The silicone composition had a viscosity of 322.8 Pa·s at 1.0 rad/s and 42.6 Pa·s at 10 rad/s. The physical properties of the cured silicone product are shown in Table 1.

TABLE 1
Durometer Tensile Chord
Hardness Strength Elongation Modulus CTE
Example (Shore A) (MPa) (%) (MPa) (μm/m/° C.)
1 67.6 3.51 99.90 3.5 157
2 93.0 6.40 11.91 53.8 110
3 92.0 6.28 4.23 148.5 70

Claims (29)

1. A semiconductor package comprising:
a semiconductor wafer having an active surface comprising at least one integrated circuit, wherein each integrated circuit has a plurality of bond pads; and
at least one cured silicone member covering at least a portion of the active surface, wherein at least a portion of each bond pad is not covered by the silicone member, the silicone member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C., and the silicone member is prepared by a method comprising the steps of:
(i) printing a silicone composition on the active surface to form a silicone deposit, wherein the silicone composition comprises:
(A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule with any remaining silicon-bonded organic groups being independently selected from monovalent hydrocarbon groups free of aliphatic unsaturation or monovalent halogenated hydrocarbon groups free of aliphatic unsaturation,
(B) an organohydrogensiloxane containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
(C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
(D) a catalytic amount of a hydrosilylation catalyst; and
(ii) heating the silicone deposit for an amount of time sufficient to form the cured silicone member.
2. The semiconductor package according to claim 1, wherein the wafer further comprises streets.
3. The semiconductor package according to claim 1, wherein the cured silicone member has a thickness of from 10 to 200 μm.
4. The semiconductor package according to claim 1, wherein the concentration of component (B) is sufficient to provide from 0.8 to 1.5 silicon-bonded hydrogen atoms per alkenyl group in component (A).
5. The semiconductor package according to claim 1, wherein the inorganic filler has surface area of from 0.25 to 10 m2/g.
6. The semiconductor package according to claim 1, wherein the inorganic filler is fused silica.
7. The semiconductor package according to claim 1, wherein the concentration of component (C) is from 100 to 600 parts by weight per 100 parts by weight of component (A).
8. The semiconductor package according to claim 1, wherein the hydrosilylation catalyst comprises platinum.
9. The semiconductor package according to claim 1, wherein the silicone composition further comprises a hydrosilylation catalyst inhibitor.
10. The semiconductor package according to claim 1, further comprising an organopolysiloxane resin consisting essentially of R3 3SiO1/2 siloxane units and SiO4/2 siloxane units wherein each R3 is independently selected from monovalent hydrocarbon and monovalent halogenated hydrocarbon groups having from 1 to 20 carbon atoms and the mole ratio of R3 3SiO1/2 units to SiO4/2 units in the organopolysiloxane resin is from 0.65 to 1.9.
11. The semiconductor package according to claim 1, wherein the cured silicone member is a cured silicone layer.
12. The semiconductor package according to claim 1, wherein the cured silicone member is a cured silicone dome.
13. The semiconductor package according to claim 1, further comprising a metal trace having a proximal end attached to each bond pad and a distal end lying on the surface of the cured silicone member.
14. A method of preparing a semiconductor package, the method comprising the steps of:
(i) printing a silicone composition on at least a portion of an active surface of a semiconductor wafer to form at least one silicone deposit, wherein the active surface comprises at least one integrated circuit, each integrated circuit has a plurality of bond pads, at least a portion of each bond pad is not covered by the silicone deposit, and the silicone composition comprises:
(A) an organopolysiloxane containing an average of at least two silicon-bonded alkenyl groups per molecule with any remaining silicon-bonded organic groups being independently selected from monovalent hydrocarbon groups free of aliphatic unsaturation or monovalent halogenated hydrocarbon groups free of aliphatic unsaturation,
(B) an organosilicon compound containing an average of at least two silicon-bonded hydrogen atoms per molecule in a concentration sufficient to cure the composition,
(C) an effective amount of an inorganic filler having a surface area less than 25 m2/g, and
(D) a catalytic amount of a hydrosilylation catalyst; and
(ii) heating the silicone deposit for an amount of time sufficient to form a cured silicone member, wherein the member has a coefficient of linear thermal expansion of from 60 to 280 μm/m° C. between −40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C.
15. The semiconductor package according to claim 14, wherein the wafer further comprises streets.
16. The method according to claim 14, wherein the cured silicone member has a thickness of from 10 to 200 μm.
17. The method according to claim 14, wherein the concentration of component (B) is sufficient to provide from 0.8 to 1.5 silicon-bonded hydrogen atoms per alkenyl group in component (A).
18. The method according to claim 14, wherein the inorganic filler has surface area of from 0.25 to 10 m2/g.
19. The method according to claim 14, wherein the inorganic filler is fused silica.
20. The method according to claim 14, wherein the silicone composition further comprises an organopolysiloxane resin consisting essentially of R3 3SiO1/2 siloxane units and SiO4/2 siloxane units wherein each R3 is independently selected from monovalent hydrocarbon and monovalent halogenated hydrocarbon groups having from 1 to 20 carbon atoms and the mole ratio of R3 3SiO1/2 units to SiO4/2 units in the organopolysiloxane resin is from 0.65 to 1.9.
21. The method according to claim 14, wherein the cured silicone member is a cured silicone layer.
22. The method according to claim 14, wherein the cured silicone member is a cured silicone dome.
23. The method according to claim 14, wherein the step of printing is carried out using stencil printing.
24. The method according to claim 14, wherein the step of printing is carried out using screen printing.
25. The method according to claim 14, wherein the step of heating the silicone deposit is carried out at a temperature of from 90 to 200° C. for 5 to 60 min.
26. The method according to claim 14, further comprising the step of forming a metal trace having a proximal end attached to each bond pad and a distal end lying on the surface of the cured silicone member.
27. The method according to claim 14, wherein the concentration of component (C) is from 100 to 600 parts by weight per 100 parts by weight of component (A).
28. The method according to claim 14, wherein the hydrosilylation catalyst comprises platinum.
29. The method according to claim 14, wherein the silicone composition further comprises a hydrosilylation catalyst inhibitor.
US10068755 2002-05-16 2002-05-16 Semiconductor package and method of preparing same Expired - Fee Related US6940177B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10068755 US6940177B2 (en) 2002-05-16 2002-05-16 Semiconductor package and method of preparing same

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US10068755 US6940177B2 (en) 2002-05-16 2002-05-16 Semiconductor package and method of preparing same
KR20047018529A KR100975790B1 (en) 2002-05-16 2003-03-19 Semiconductor package and method of preparing same
JP2004506078A JP4773089B2 (en) 2002-05-16 2003-03-19 Semiconductor package and a method of manufacturing the same
DE2003610222 DE60310222T2 (en) 2002-05-16 2003-03-19 Semiconductor package and process for their manufacture
CN 03815566 CN1328770C (en) 2002-05-16 2003-03-19 Semiconductor package and method of preparing same
EP20030723768 EP1504469B1 (en) 2002-05-16 2003-03-19 Semiconductor package and method of preparing same
DE2003610222 DE60310222D1 (en) 2002-05-16 2003-03-19 Semiconductor package and process for their manufacture
PCT/US2003/008345 WO2003098682A1 (en) 2002-05-16 2003-03-19 Semiconductor package and method of preparing same

Publications (2)

Publication Number Publication Date
US20030214051A1 true US20030214051A1 (en) 2003-11-20
US6940177B2 true US6940177B2 (en) 2005-09-06

Family

ID=29418266

Family Applications (1)

Application Number Title Priority Date Filing Date
US10068755 Expired - Fee Related US6940177B2 (en) 2002-05-16 2002-05-16 Semiconductor package and method of preparing same

Country Status (6)

Country Link
US (1) US6940177B2 (en)
EP (1) EP1504469B1 (en)
JP (1) JP4773089B2 (en)
CN (1) CN1328770C (en)
DE (2) DE60310222D1 (en)
WO (1) WO2003098682A1 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050048296A1 (en) * 2003-08-25 2005-03-03 Noriyuki Meguriya Highly heat conductive silicone rubber composition, fixing roll and fixing belt
US20060030077A1 (en) * 2002-11-22 2006-02-09 Micron Technology, Inc. Substrate comprising a plurality of integrated circuitry die, and a substrate
US20060049498A1 (en) * 1994-09-20 2006-03-09 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US20060087337A1 (en) * 2004-10-25 2006-04-27 Parker Kenneth P Method and apparatus for layout independent test point placement on a printed circuit board
US20060142472A1 (en) * 2004-12-28 2006-06-29 Dow Corning Toray Company, Ltd. Silicone rubber adhesive film
US20070252166A1 (en) * 2006-04-28 2007-11-01 Delta Electronics Inc. Light emitting apparatus
US20080150121A1 (en) * 2006-12-20 2008-06-26 Tessera Technologies Hungary Kft. Microelectronic assemblies having compliancy and methods therefor
US20080308932A1 (en) * 2007-06-12 2008-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package structures
US20090096085A1 (en) * 2007-10-12 2009-04-16 Hsin-Hui Lee Thermally Enhanced Wafer Level Package
US7872344B2 (en) 1995-10-31 2011-01-18 Tessera, Inc. Microelectronic assemblies having compliant layers
US7999379B2 (en) 2005-02-25 2011-08-16 Tessera, Inc. Microelectronic assemblies having compliancy
US20120025400A1 (en) * 2010-07-28 2012-02-02 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US20120313243A1 (en) * 2011-06-13 2012-12-13 Siliconware Precision Industries Co., Ltd. Chip-scale package
US8558386B2 (en) 1995-10-31 2013-10-15 Tessera, Inc. Methods of making compliant semiconductor chip packages
US9812414B1 (en) 2016-06-17 2017-11-07 Nanya Technology Corporation Chip package and a manufacturing method thereof

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7695819B2 (en) * 2005-09-30 2010-04-13 Wacker Chemical Corporation Two piece curable HCR silicone elastomers
JP4993555B2 (en) * 2005-12-07 2012-08-08 モメンティブ・パフォーマンス・マテリアルズ・ジャパン合同会社 Addition reaction-curable silicone composition
GB2444775B (en) * 2006-12-13 2011-06-08 Cambridge Silicon Radio Ltd Chip mounting
CN100580914C (en) 2007-02-16 2010-01-13 南茂科技股份有限公司 Packaging conductive structure and its forming method
US20110046242A1 (en) * 2008-01-17 2011-02-24 Jean-Luc Garaud Film Forming, Silicone Containing Compositions
JP2012532222A (en) 2009-07-03 2012-12-13 ダウ コーニング コーポレーションDow Corning Corporation Film forming silicone-containing compositions
US8421226B2 (en) * 2010-02-25 2013-04-16 Infineon Technologies Ag Device including an encapsulated semiconductor chip and manufacturing method thereof
JP6300218B2 (en) 2010-12-31 2018-03-28 サムスン エスディアイ カンパニー,リミテッドSamsung Sdi Co.,Ltd. For encapsulant translucent resin composition, sealing material comprising a light-transmitting resin and the electronic element
US8779043B2 (en) * 2011-10-31 2014-07-15 Nitto Denko Corporation Silicone resin composition, silicone resin sheet, optical semiconductor element device, and producing method of silicone resin sheet
JP5563695B2 (en) * 2013-04-17 2014-07-30 株式会社カネカ Semiconductor package curable resin composition and semiconductor
US20170200667A1 (en) * 2014-06-19 2017-07-13 Dow Corning Corporation Photopatternable Silicones For Wafer Level Z-Axis Thermal Interposer

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5171716A (en) 1986-12-19 1992-12-15 North American Philips Corp. Method of manufacturing semiconductor device with reduced packaging stress
US6103552A (en) 1998-08-10 2000-08-15 Lin; Mou-Shiung Wafer scale packaging scheme
EP1041117A2 (en) * 1999-03-31 2000-10-04 Dow Corning Toray Silicone Company, Ltd. Curable organopolysiloxane composition and cured products and unitary bodies obtainable therefrom
US6197613B1 (en) 1999-03-23 2001-03-06 Industrial Technology Research Institute Wafer level packaging method and devices formed
US6239378B1 (en) * 1999-02-02 2001-05-29 Dow Corning Corporation Flame resistant silicone rubber wire and cable coating composition
US6277669B1 (en) 1999-09-15 2001-08-21 Industrial Technology Research Institute Wafer level packaging method and packages formed
US6284563B1 (en) * 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
US20040102601A1 (en) * 2001-01-25 2004-05-27 Takao Saito Curable resin, curable resin material, curable film, and insulator

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5907190A (en) * 1994-11-24 1999-05-25 Dow Corning Toray Silicone Co., Ltd. Semiconductor device having a cured silicone coating with non uniformly dispersed filler
JPH09286971A (en) * 1996-04-19 1997-11-04 Toray Dow Corning Silicone Co Ltd Silicon-based die bonding agent, production of semiconductor device and semiconductor device
DE60034876T2 (en) * 1999-01-07 2008-01-17 Alliedsignal Inc. Dielectric films from Organohydridosiloxanharzen

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5171716A (en) 1986-12-19 1992-12-15 North American Philips Corp. Method of manufacturing semiconductor device with reduced packaging stress
US6284563B1 (en) * 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
US6103552A (en) 1998-08-10 2000-08-15 Lin; Mou-Shiung Wafer scale packaging scheme
US6239378B1 (en) * 1999-02-02 2001-05-29 Dow Corning Corporation Flame resistant silicone rubber wire and cable coating composition
US6197613B1 (en) 1999-03-23 2001-03-06 Industrial Technology Research Institute Wafer level packaging method and devices formed
EP1041117A2 (en) * 1999-03-31 2000-10-04 Dow Corning Toray Silicone Company, Ltd. Curable organopolysiloxane composition and cured products and unitary bodies obtainable therefrom
US6277669B1 (en) 1999-09-15 2001-08-21 Industrial Technology Research Institute Wafer level packaging method and packages formed
US20040102601A1 (en) * 2001-01-25 2004-05-27 Takao Saito Curable resin, curable resin material, curable film, and insulator

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7368818B2 (en) 1994-09-20 2008-05-06 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US20060049498A1 (en) * 1994-09-20 2006-03-09 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US8338925B2 (en) 1995-10-31 2012-12-25 Tessera, Inc. Microelectronic assemblies having compliant layers
US8558386B2 (en) 1995-10-31 2013-10-15 Tessera, Inc. Methods of making compliant semiconductor chip packages
US7872344B2 (en) 1995-10-31 2011-01-18 Tessera, Inc. Microelectronic assemblies having compliant layers
US8461685B2 (en) 2002-11-22 2013-06-11 Micron Technology, Inc. Substrate comprising a plurality of integrated circuitry die, and a substrate
US7078267B2 (en) 2002-11-22 2006-07-18 Micron Technology, Inc. Methods of fabricating integrated circuitry
US20060030078A1 (en) * 2002-11-22 2006-02-09 Tongbi Jiang Methods of fabricating integrated circuitry
US20060030077A1 (en) * 2002-11-22 2006-02-09 Micron Technology, Inc. Substrate comprising a plurality of integrated circuitry die, and a substrate
US20050048296A1 (en) * 2003-08-25 2005-03-03 Noriyuki Meguriya Highly heat conductive silicone rubber composition, fixing roll and fixing belt
US7166363B2 (en) * 2003-08-25 2007-01-23 Shin-Etsu Chemical Co., Ltd. Highly heat conductive silicone rubber composition, fixing roll and fixing belt
US7190157B2 (en) * 2004-10-25 2007-03-13 Agilent Technologies, Inc. Method and apparatus for layout independent test point placement on a printed circuit board
US20060087337A1 (en) * 2004-10-25 2006-04-27 Parker Kenneth P Method and apparatus for layout independent test point placement on a printed circuit board
US20060142472A1 (en) * 2004-12-28 2006-06-29 Dow Corning Toray Company, Ltd. Silicone rubber adhesive film
US7582697B2 (en) * 2004-12-28 2009-09-01 Dow Corning Toray Company, Ltd. Silicone rubber adhesive film
US7999379B2 (en) 2005-02-25 2011-08-16 Tessera, Inc. Microelectronic assemblies having compliancy
US20070252166A1 (en) * 2006-04-28 2007-11-01 Delta Electronics Inc. Light emitting apparatus
US20080150121A1 (en) * 2006-12-20 2008-06-26 Tessera Technologies Hungary Kft. Microelectronic assemblies having compliancy and methods therefor
US8115308B2 (en) 2006-12-20 2012-02-14 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US8759973B2 (en) 2006-12-20 2014-06-24 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US7749886B2 (en) 2006-12-20 2010-07-06 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US8524595B2 (en) 2007-06-12 2013-09-03 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package structures
US20080308932A1 (en) * 2007-06-12 2008-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package structures
US20100055846A1 (en) * 2007-06-12 2010-03-04 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package structures
US20090096085A1 (en) * 2007-10-12 2009-04-16 Hsin-Hui Lee Thermally Enhanced Wafer Level Package
US7772691B2 (en) 2007-10-12 2010-08-10 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally enhanced wafer level package
US8039315B2 (en) 2007-10-12 2011-10-18 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally enhanced wafer level package
US20100273296A1 (en) * 2007-10-12 2010-10-28 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally Enhanced Wafer Level Package
US9293387B2 (en) * 2010-07-28 2016-03-22 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US20120025400A1 (en) * 2010-07-28 2012-02-02 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US20120313243A1 (en) * 2011-06-13 2012-12-13 Siliconware Precision Industries Co., Ltd. Chip-scale package
US9812414B1 (en) 2016-06-17 2017-11-07 Nanya Technology Corporation Chip package and a manufacturing method thereof

Also Published As

Publication number Publication date Type
CN1666326A (en) 2005-09-07 application
EP1504469A1 (en) 2005-02-09 application
DE60310222D1 (en) 2007-01-18 grant
DE60310222T2 (en) 2007-09-13 grant
JP4773089B2 (en) 2011-09-14 grant
US20030214051A1 (en) 2003-11-20 application
CN1328770C (en) 2007-07-25 grant
WO2003098682A1 (en) 2003-11-27 application
EP1504469B1 (en) 2006-12-06 grant
JP2005526398A (en) 2005-09-02 application

Similar Documents

Publication Publication Date Title
US6255738B1 (en) Encapsulant for microelectronic devices
US5872170A (en) Electrically conductive silicone elastomer compositions, methods for manufacturing semiconductor devices, and semiconductor devices
US6791839B2 (en) Thermal interface materials and methods for their preparation and use
US6238223B1 (en) Method of depositing a thermoplastic polymer in semiconductor fabrication
US7259455B2 (en) Semiconductor device
US5173765A (en) Conductive adhesive and article made therewith
US20020060084A1 (en) Flip-chip package with underfill dam that controls stress at chip edges
US6710446B2 (en) Semiconductor device comprising stress relaxation layers and method for manufacturing the same
US5036024A (en) Method of treating a hardened semiconductor resin encapsulated layer with ultraviolet radiation
US5804631A (en) Curable organosiloxane compositions and semiconductor devices
US6028354A (en) Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package
US7812434B2 (en) Wafer level package with die receiving through-hole and method of the same
US6784555B2 (en) Die attach adhesives for semiconductor applications utilizing a polymeric base material with inorganic insulator particles of various sizes
US6396145B1 (en) Semiconductor device and method for manufacturing the same technical field
US20110136321A1 (en) Method for manufacturing lamination type semiconductor integrated device
US20080157358A1 (en) Wafer level package with die receiving through-hole and method of the same
US20110160410A1 (en) Curable Organopolysiloxane Composition and Semiconductor Device
JP2005028734A (en) Laminated sheet
US7595113B2 (en) LED devices and silicone resin composition therefor
US5561329A (en) Compositions for protecting semiconductor elements and semiconductor devices
US7180173B2 (en) Heat spreader ball grid array (HSBGA) design for low-k integrated circuits (IC)
US6617674B2 (en) Semiconductor package and method of preparing same
US6621154B1 (en) Semiconductor apparatus having stress cushioning layer
US5773561A (en) Polymer sealants/adhesives and use thereof in electronic package assembly
US20010034382A1 (en) Sealing material for flip-chip semiconductor device, and flip-chip semiconductor device made therewith

Legal Events

Date Code Title Description
AS Assignment

Owner name: DOW CORNING CORPORATION, MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DENT, STANTON JAMES;LARSON, LYNDON JAMES;NELSON, ROBERT THOMAS;AND OTHERS;REEL/FRAME:012808/0477;SIGNING DATES FROM 20020118 TO 20020214

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

FP Expired due to failure to pay maintenance fee

Effective date: 20170906