US6788357B2 - Array substrate for a liquid crystal display and method for fabricating thereof - Google Patents

Array substrate for a liquid crystal display and method for fabricating thereof Download PDF

Info

Publication number
US6788357B2
US6788357B2 US09/984,257 US98425701A US6788357B2 US 6788357 B2 US6788357 B2 US 6788357B2 US 98425701 A US98425701 A US 98425701A US 6788357 B2 US6788357 B2 US 6788357B2
Authority
US
United States
Prior art keywords
electrode
gate
layer
insulation layer
gate insulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US09/984,257
Other versions
US20020051099A1 (en
Inventor
Kyo-Ho Moon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Display Co Ltd
Original Assignee
LG Philips LCD Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Philips LCD Co Ltd filed Critical LG Philips LCD Co Ltd
Assigned to LG.PHILIPS LCD CO., LTD. reassignment LG.PHILIPS LCD CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOON, KYO-HO
Publication of US20020051099A1 publication Critical patent/US20020051099A1/en
Priority to US10/862,567 priority Critical patent/US7351621B2/en
Application granted granted Critical
Publication of US6788357B2 publication Critical patent/US6788357B2/en
Priority to US12/068,233 priority patent/US7696026B2/en
Assigned to LG DISPLAY CO., LTD. reassignment LG DISPLAY CO., LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: LG.PHILIPS LCD CO., LTD.
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136213Storage capacitors associated with the pixel electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1255Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors

Definitions

  • the present invention relates to a liquid crystal display device, and more particularly, to an array substrate for a liquid crystal display device.
  • liquid crystal display (LCD) devices make use of optical anisotropy and polarization properties of liquid crystal molecules to control alignment orientation.
  • the alignment direction of the liquid crystal molecules can be controlled by application of an electric field. Accordingly, when the electric field is applied to liquid crystal molecules, the alignment of the liquid crystal molecules changes. Since refraction of incident light is determined by the alignment of the liquid crystal molecules, display of image data can be controlled by changing the applied electric field.
  • a typical liquid crystal display (LCD) panel may include an upper substrate, a lower substrate and a liquid crystal layer interposed therebetween.
  • the upper substrate commonly referred to as a color filter substrate, may include a common electrode and color filters.
  • the lower substrate commonly referred to as an array substrate, may include switching elements, such as thin film transistors (TFTs), and pixel electrodes.
  • TFTs thin film transistors
  • the LCD device operation is based on the principle that the alignment direction of the liquid crystal molecules is dependent upon an electric field applied between the common electrode and the pixel electrode.
  • the liquid crystal layer is considered an optical anisotropy material.
  • the alignment direction of the liquid crystal molecules is controlled by the application of an electric field to the liquid crystal layer.
  • incident light is refracted along the alignment direction to display image data.
  • the liquid crystal molecules function as an optical modulation element having variable optical characteristics that depend upon polarity of the applied voltage.
  • FIG. 1 shows a conventional LCD device.
  • the LCD device 11 includes an upper substrate 5 and a lower substrate 22 with a liquid crystal layer 14 interposed therebetween.
  • the upper substrate 5 and the lower substrate 22 are commonly referred to as a color filter substrate and an array substrate, respectively.
  • a black matrix 6 and a color filter layer 7 are formed in the shape of an array matrix and include a plurality of red (R), green (G), and blue (B) color filters so that each color filter is surrounded by corresponding portions of the black matrix 6 .
  • a common electrode 18 is formed on the upper substrate 5 to cover the color filter layer 7 and the black matrix 6 .
  • a thin film transistor (TFT) “T,” is formed in the shape of an array matrix corresponding to the color filter layer 7 .
  • a plurality of crossing gate lines 13 and data lines 15 are positioned such that each TFT “T” is located adjacent to each crossover point of the gate lines 13 and the data lines 15 .
  • a plurality of pixel electrodes 17 are formed on a pixel region “P” defined by the gate lines 13 and the data lines 15 of the lower substrate 22 .
  • the pixel electrode 17 includes a transparent conductive material having good transmissivity such as indium-tin-oxide (ITO) or indium-zinc-oxide (IZO), for example.
  • a scanning signal is applied to a gate electrode of the TFT “T” through the gate line 13
  • a data signal is applied to a source electrode of the TFT “T” through the data line 15 .
  • the liquid crystal molecules of the liquid crystal layer 14 are aligned and arranged by operation of the TFT “T,” and incident light passing through the liquid crystal layer 14 is controlled to display an image.
  • FIG. 2A is a plan view showing a pixel of a conventional array substrate for use in a liquid crystal display device.
  • an array substrate 22 includes a pixel region “P” having a corresponding thin film transistor (TFT) “T,” a pixel electrode 17 and a storage capacitor “C.”
  • Gate lines 13 are arranged in a transverse direction and data lines 15 are arranged in a longitudinal direction such that each pair of the gate lines 13 and the data lines 15 define a pixel region “P.”
  • the TFT “T” includes a gate electrode 26 , a source electrode 28 , a drain electrode 30 and an active layer 33 .
  • the gate electrode 26 of the TFT “T” extends from the gate line 13
  • the source electrode 28 of the TFT “T” extends from the data line 15
  • the drain electrode 30 is spaced apart from the source electrode 28 and the active layer 55 is disposed over the gate electrode 24 between the source electrode 28 and the drain electrode 30 .
  • the source electrode 28 and the drain electrode 30 overlap opposite ends of the gate electrode 26 .
  • a portion of the pixel electrode 17 overlaps a portion of the drain electrode 30 and electrically contacts the drain electrode 30 through a drain contact hole 41 .
  • the storage capacitor “C” is a storage-on-gate type capacitor, and thus comprises a capacitor electrode 16 electrically communicating with a pixel electrode 17 through a capacitor contact hole 43 , a portion of the gate line 13 , and an insulator functioning as a dielectric layer (not show in FIG. 2 ).
  • the storage capacitor “C” has M/I/M (metal/insulator/metal) structure. At this point, the position and configuration of the storage capacitor “C” can be various.
  • a parasitic capacitor is formed between the gate electrode 26 and the drain electrode 28 of the TFT “T.”
  • the parasitic capacitance influences and deteriorates function of the liquid crystal layer since the parasitic capacitance is a direct-current component of the voltage.
  • the gate electrode 26 and the drain electrode 28 of the TFT “T” can become short-circuited if the gate insulation layer disposed on the gate electrode 26 has defects, such as pinholes or cracks. Accordingly, the gate insulation layer in a conventional array substrate, which is used as a dielectric layer in the storage capacitor “C,” is formed of a relatively large thickness over the gate electrodes and gate lines.
  • Thin film transistors can be divided into two generally different categories based upon the relative disposition of their gate electrodes—staggered types and coplanar types.
  • the staggered type TFT includes an inverted staggered type which is generally used for LCD devices due to their simple structure and superior efficiency.
  • Within the inverted staggered type TFT there includes a back channel etched type (EB) and an etch stopper type (ES). A manufacturing method of the back channel etched type TFT will be explained hereinafter.
  • FIGS. 3A to 3 J are plan views and cross-sectional views each taken along the line III—III of corresponding plan view and illustrates conventional manufacturing processes of an array substrate of FIG. 2 B.
  • a substrate 22 is cleaned of organic materials and any foreign substances to promote adhesion with a first metal layer that is subsequently deposited on the substrate 22 by a sputtering process, for example.
  • the first metal layer is aluminum or aluminum alloy, such as aluminum neodymium (AlNd), for example.
  • AlNd aluminum neodymium
  • the first metal layer is subsequently patterned using a first mask to form the gate lines 13 in a transverse direction and a gate electrode 26 that extends from the gate line 13 .
  • AlNd aluminum neodymium
  • the conventional metal layer aluminum is conventionally used as a metal for the first metal layer because of its low resistance and reduced RC delay.
  • the aluminum (Al) layer or the aluminum alloy layer is stacked with a molybdenum (Mo) layer or a chrome (Cr) layer that has high corrosion resistance and durability.
  • the gate insulation layer 33 is formed on a surface of the substrate 22 to cover the patterned first metal layer. Then, a pure amorphous silicon (a-Si:H) layer 53 and a doped amorphous silicon (n + a-Si:H) layer 54 are sequentually formed upon the gate insulation layer 33 .
  • the gate insulation layer is an inorganic material, such as silicon nitride (SiN x ) or silicon oxide (SiO x ), or an organic material, such as benzocyclobutene (BCB) or acryl-based resin, for example.
  • FIG. 3B shows a second mask fabrication process in which the pure amorphous silicon layer and doped amorphous silicon layer are patterned.
  • a photo resist is formed on the doped amorphous silicon layer and then exposed to light using the second mask. Thereafter, the photo resist is developed to form a patterned photo resist 35 over the gate electrode 26 and to expose the doped amorphous silicon layer.
  • an exposed portion of the doped amorphous silicon layer 54 is removed, and a portion of the pure amorphous silicon layer 53 is also removed to form an active layer 55 and an ohmic contact layer 56 . Accordingly, a semiconductor layer 58 including the active layer 55 and ohmic contact layer 56 are formed on the gate insulation layer 33 disposed over the gate electrode 26 . As a result of this fabrication process, the gate insulation layer 33 is exposed except for a portion disposed over the gate electrode 26 .
  • a second metal layer is formed upon the ohmic contact layer 56 and upon the gate insulation layer 33 by depositing a metallic material, such as molybdenum (Mo), chrome (Cr), tungsten (W), aluminum (Al), aluminum alloy or an alloy thereof.
  • the second metal layer is subsequently patterned using a third mask to form a source electrode 28 , a drain electrode 30 , a data line 15 , and a capacitor electrode 16 .
  • the data line 15 is arranged perpendicular to the gate line 13 and defines a pixel region “P” with a data line 13 .
  • the source electrode 28 extends from the data line 15 and overlaps an end portion of the gate electrode 26 .
  • the drain electrode 30 is space apart from the source electrode 28 and overlaps an opposite end portion of the gate electrode 26 .
  • a thin film transistor (TFT) “T” is formed.
  • the capacitor electrode 16 is disposed over a portion 13 a of the gate line 13 . Therefore, a storage capacitor “C” comprises the portion 13 a of the gate line 13 as a first capacitor electrode, a portion of gate insulation layer 33 as a dielectric layer, and the capacitor electrode 16 as a second capacitor electrode. Since the capacitor electrode 16 is formed over the portion 13 a of the gate line 13 , the structure is commonly referred to as a storage-on-gate structure. If the second metal layer is formed of aluminum in the above-described structure, molybdenum (Mo) or chrome (Cr) is disposed on the second metal layer in order to form a double-layered structure.
  • Mo molybdenum
  • Cr chrome
  • a portion of the ohmic contact layer 56 disposed upon the active layer 55 is etched using the source electrode 28 and drain electrode 30 as masks, thereby forming a channel region in the active layer 55 between the source electrode 28 and the drain electrode 30 .
  • a passivation layer 39 is formed on the TFT “T,” on the storage capacitor “C” and on the gate insulation layer 33 .
  • the passivation layer 39 is subsequently patterned using a fourth mask to form a drain contact hole 41 to the drain electrode 30 and a capacitor contact hole 43 to the capacitor electrode 16 .
  • a transparent conductive material is deposited on the patterned passivation layer 39 .
  • the transparent conductive material commonly includes indium tin oxide (ITO) or indium zinc oxide (IZO). Thereafter, the transparent conductive material is patterned to form a pixel electrode 17 in the pixel region “P.” A portion of the pixel electrode 17 overlaps the drain electrode 30 and electrically contacts the drain electrode 30 through the drain contact hole 41 . Additionally, another portion of the pixel electrode 17 overlaps the portion 13 a of the gate line 13 and the capacitor electrode 16 , thereby electrically contacting the capacitor electrode 16 through the capacitor contact hole 43 .
  • ITO indium tin oxide
  • IZO indium zinc oxide
  • the gate insulation layer is commonly formed of a relatively large thickness to prevent any short-circuit between the gate electrode and the drain electrode in the thin film transistor.
  • the dielectric layer that is the portion of the gate insulation layer also is formed of a relatively large thickness in the storage capacitor.
  • the capacitance of the storage capacitor is inversely proportion to the thickness of the dielectric layer. Accordingly, the storage capacitor fabricated by the above-described fabrication method does not have sufficient capacitance, thereby causing an image-sticking defect when displaying a subsequent image after displaying a previous image.
  • the present invention is directed to an array substrate for a liquid crystal display and method for fabricating thereof that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
  • An object of the present invention is to provide an array substrate and a method of fabricating thereof for a liquid crystal display device having improved capacitance in a storage capacitor to decrease residual images.
  • an array substrate for a liquid crystal display device includes a substrate, a plurality of thin film transistors formed on the substrate, each thin film transistor includes a gate electrode, a first gate insulation layer, a second gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, a plurality of gate lines, a plurality of data lines disposed orthogonal to the plurality of gate lines, a plurality of pixel electrodes disposed at pixel regions defined by intersections of the plurality of gate lines and the plurality of data lines, each pixel electrode electrically contacting each drain electrode of the plurality of thin film transistors, and a plurality of storage capacitors each including a portion of each gate line as a first capacitor electrode, the first gate insulation layer as a dielectric layer, and a capacitor electrode electrically communicating with each pixel electrode and functioning as a second capacitor electrode with a portion of each pixel electrode.
  • a method of fabricating a liquid crystal display device includes the steps of forming a first metal layer on a substrate, patterning the first metal layer to form a gate line and a gate electrode, forming a first gate insulation layer and a second gate insulation layer to cover the patterned first metal layer, forming a pure amorphous silicon layer and a doped amorphous silicon layer on the second gate insulation layer, patterning the doped amorphous silicon layer and the pure amorphous silicon layer to expose a portion of the second gate insulation layer and to form an ohmic contact layer and an active layer over the gate electrodes, removing the exposed portion of the second gate insulation layer except a portion under the patterned doped and pure amorphous silicon layers, forming a second metal layer to cover the first gate insulation layer, the second gate insulation layer, the active layer and the ohmic contact layer, patterning the second metal layer to form a data line, a source electrode, a drain electrode and a capacitor electrode, forming a passivation layer to cover
  • FIG. 1 is the configuration of a conventional LCD device
  • FIG. 2A is a plan view showing a pixel of an array substrate for use in a conventional liquid crystal display device
  • FIG. 2B is a enlarged plan view of the TFT “T” portion of FIG. 2A;
  • FIGS. 3A to 3 J are plan views and cross-sectional views each taken along the line III—III of corresponding plan view and illustrates conventional manufacturing processes of an array substrate of FIG. 2A;
  • FIGS. 4A to 4 K are plan views and cross-sectional views along IV—IV of an exemplary manufacturing process according to the present invention.
  • a substrate 111 may be cleaned of organic materials and any foreign substances to promote adhesion with a first metal layer that may be subsequently deposited on the substrate 111 by a sputtering process, for example.
  • the first metal layer may be aluminum or aluminum alloy, such as aluminum neodymium (AlNd), for example.
  • AlNd aluminum neodymium
  • the first metal layer is subsequently patterned using a first mask to form gate lines 113 in a transverse direction and a gate electrode 126 that extends from the gate line 113 .
  • a double-layered structure may be employed in the gate line 113 and the gate electrode 126 .
  • the double-layered structure includes an aluminum (Al) layer stacked with a molybdenum (Mo) layer or a chrome (Cr) layer, for example, that has high corrosion resistance and durability. Furthermore, a portion 113 a of the gate line 113 functions as a capacitor electrode.
  • a first gate insulation layer 133 and a second gate insulation layer 135 may be formed on a surface of the substrate 111 to cover the patterned first metal layer.
  • an etching rate of the first gate insulation layers 133 is different from the etching rate of the second gate insulation layer 135 .
  • the first gate insulation layer 133 has a lower etching rate than the second gate insulation layer 135 .
  • aluminum oxide (Al 2 O 3 ) or silicon oxide (SiO x ) may be used as the first gate insulation layer 133
  • silicon nitride (SiN x ) may be used as the second gate insulation layer 135 .
  • a pure amorphous silicon (a-Si:H) layer 153 and a doped amorphous silicon (n + a-Si:H) layer 154 are sequentally formed upon the second gate insulation layer 135 .
  • FIGS. 4C-4E show a second mask fabrication process in which the pure amorphous silicon layer 153 and doped amorphous silicon layer 154 may be patterned.
  • a photo resist may be formed on the doped amorphous silicon layer 154 and then exposed to light using an additional mask (not shown). Thereafter, the photo resist may be developed to form a patterned photo resist 136 over the gate electrode 126 and to expose the doped amorphous silicon layer.
  • the exposed portion of the doped amorphous silicon layer 154 and a portion of the pure amorphous silicon layer 153 may then be removed, thereby forming an active layer 155 and an ohmic contact layer 156 over the gate electrode 126 .
  • a semiconductor layer 158 including the active layer 155 and ohmic contact layer 156 may be formed on the second gate insulation layer 135 disposed over the gate electrode 126 .
  • the second gate insulation layer 135 may be exposed except for a portion over the gate electrode 136 .
  • the exposed portions of the second gate insulation layer 135 may be removed using the patterned photo resist 136 as a mask, and a patterned second gate insulation layer 135 a may be formed over the gate electrode 126 .
  • the first gate insulation layer 133 and the patterned second gate insulation layer 135 a may be stacked on the gate electrode 126 , while only the first gate insulation layer 133 may be disposed on the gate line 113 to function as a capacitor electrode.
  • a second metal layer may be formed upon the ohmic contact layer 156 and first gate insulation layer 133 by depositing a metallic material, such as molybdenum (Mo), chrome (Cr), tungsten (W), aluminum (Al), aluminum alloy or an alloy thereof, for example.
  • the second metal layer may be subsequently patterned using a third mask to form a source electrode 128 and a drain electrode 130 .
  • a data line 115 and a capacitor electrode 116 may be formed along with the formation of the source electrode 128 and the drain electrode 130 .
  • the data line 115 may be arranged perpendicular to the gate line 113 to define a pixel region “P” with a data line 115 .
  • the source electrode 128 may extend from the data line 115
  • the drain electrode 130 may be space apart from the source electrode 128 .
  • the source electrode 128 and the drain electrode 130 may overlap opposite end portions of the gate electrode 126 , respectively.
  • a thin film transistor (TFT) “T” may be formed.
  • the capacitor electrode 116 may be disposed over a portion 113 a of the gate line 113 .
  • a storage capacitor “C” may comprise the portion 113 a of the gate line 113 as a first capacitor electrode, a portion of gate insulation layer 133 as a dielectric layer, and the capacitor electrode 116 as a second capacitor electrode.
  • the second metal layer is formed of aluminum in the above-mentioned structure, molybdenum (Mo) or chrome (Cr) is disposed on the second metal layer in order to form a double-layered structure.
  • Mo molybdenum
  • Cr chrome
  • a portion of the ohmic contact layer 156 disposed upon the active layer 155 is etched using the source electrode 128 and drain electrode 130 as masks, thereby forming a channel region in the active layer 155 between the source electrode 128 and the drain electrode 130 .
  • a passivation layer 139 is formed on the TFT “T”, on the storage capacitor “C” and on the first gate insulation layer 133 . Thereafter, the passivation layer 139 is patterned using a fourth mask to form a drain contact hole 141 to the drain electrode 130 and a capacitor contact hole 143 to the capacitor electrode 116 .
  • a transparent conductive material is deposited on the patterned passivation layer 139 .
  • the transparent conductive material usually includes indium tin oxide (ITO) or indium zinc oxide (IZO). Thereafter, the transparent conductive material is patterned to form a pixel electrode 117 in the pixel region “P”. A portion of the pixel electrode 117 overlaps a portion of the drain electrode 130 and electrically contacts the drain electrode 130 through the drain contact hole 141 . Additionally, another portion of the pixel electrode 117 overlaps the portion 113 a of the gate line 113 and the capacitor electrode 116 , thereby electrically contacting the capacitor electrode 116 through the capacitor contact hole 143 .
  • ITO indium tin oxide
  • IZO indium zinc oxide
  • the portion 113 a of the gate electrode 113 functions as a first capacitor electrode in the storage capacitor “C”
  • the first gate insulation layer 133 functions as a dielectric layer
  • the capacitor electrode 116 and pixel electrode 117 altogether function as a second capacitor electrode in the storage capacitor electrode “C”.
  • the first and second gate insulation layers are arranged between the gate electrode and the drain electrode in the TFT, while only the first gate insulation layer is arranged between the first capacitor electrode and second capacitor electrode in the storage capacitor.
  • the first and second gate insulation layers are arranged between the gate electrode and the drain electrode in the TFT, while only the first gate insulation layer is arranged between the first capacitor electrode and second capacitor electrode in the storage capacitor.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

An array substrate for a liquid crystal display device includes a substrate, a plurality of thin film transistors formed on the substrate, each thin film transistor includes a gate electrode, a first gate insulation layer, a second gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, a plurality of gate lines, a plurality of data lines disposed orthogonal to the plurality of gate lines, a plurality of pixel electrodes disposed at pixel regions defined by intersections of the plurality of gate lines and the plurality of data lines, each pixel electrode electrically contacting each drain electrode of the plurality of thin film transistors, and a plurality of storage capacitors each including a portion of each gate line as a first capacitor electrode, the first gate insulation layer as a dielectric layer, and a capacitor electrode electrically communicating with each pixel electrode and functioning as a second capacitor electrode with a portion of each pixel electrode.

Description

This application claims the benefit of Korean Patent Application No. 2000-64379, filed on Oct. 31, 2000 in Korea, which is hereby incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a liquid crystal display device, and more particularly, to an array substrate for a liquid crystal display device.
2. Description of Related Art
Generally, liquid crystal display (LCD) devices make use of optical anisotropy and polarization properties of liquid crystal molecules to control alignment orientation. The alignment direction of the liquid crystal molecules can be controlled by application of an electric field. Accordingly, when the electric field is applied to liquid crystal molecules, the alignment of the liquid crystal molecules changes. Since refraction of incident light is determined by the alignment of the liquid crystal molecules, display of image data can be controlled by changing the applied electric field.
Of the different types of known LCDs, active matrix LCDs (AM-LCDs), which have thin film transistors and pixel electrodes arranged in a matrix form, are of particular interest because of their high resolution and superiority in displaying moving images. Because of their light weight, thin profile, and low power consumption characteristics, LCD devices have wide application in office automation (OA) equipment and video units. A typical liquid crystal display (LCD) panel may include an upper substrate, a lower substrate and a liquid crystal layer interposed therebetween. The upper substrate, commonly referred to as a color filter substrate, may include a common electrode and color filters. The lower substrate, commonly referred to as an array substrate, may include switching elements, such as thin film transistors (TFTs), and pixel electrodes.
LCD device operation is based on the principle that the alignment direction of the liquid crystal molecules is dependent upon an electric field applied between the common electrode and the pixel electrode. Moreover, because the liquid crystal molecules have spontaneous polarization characteristics, the liquid crystal layer is considered an optical anisotropy material. As a result of the spontaneous polarization characteristics, the liquid crystal molecules possess dipole moments when a voltage is applied to the liquid crystal layer between the common electrode and pixel electrode. Thus, the alignment direction of the liquid crystal molecules is controlled by the application of an electric field to the liquid crystal layer. When the alignment direction of the liquid crystal molecules is properly adjusted, incident light is refracted along the alignment direction to display image data. The liquid crystal molecules function as an optical modulation element having variable optical characteristics that depend upon polarity of the applied voltage.
FIG. 1 shows a conventional LCD device. The LCD device 11 includes an upper substrate 5 and a lower substrate 22 with a liquid crystal layer 14 interposed therebetween. The upper substrate 5 and the lower substrate 22 are commonly referred to as a color filter substrate and an array substrate, respectively. Within the upper substrate 5 and upon the surface opposing the lower substrate 22, a black matrix 6 and a color filter layer 7 are formed in the shape of an array matrix and include a plurality of red (R), green (G), and blue (B) color filters so that each color filter is surrounded by corresponding portions of the black matrix 6. Additionally, a common electrode 18 is formed on the upper substrate 5 to cover the color filter layer 7 and the black matrix 6. In the lower substrate 22 and upon the surface opposing the upper substrate 5, a thin film transistor (TFT) “T,” is formed in the shape of an array matrix corresponding to the color filter layer 7. A plurality of crossing gate lines 13 and data lines 15 are positioned such that each TFT “T” is located adjacent to each crossover point of the gate lines 13 and the data lines 15. Furthermore, a plurality of pixel electrodes 17 are formed on a pixel region “P” defined by the gate lines 13 and the data lines 15 of the lower substrate 22. The pixel electrode 17 includes a transparent conductive material having good transmissivity such as indium-tin-oxide (ITO) or indium-zinc-oxide (IZO), for example.
According to the LCD device 11 of FIG. 1, a scanning signal is applied to a gate electrode of the TFT “T” through the gate line 13, while a data signal is applied to a source electrode of the TFT “T” through the data line 15. As a result, the liquid crystal molecules of the liquid crystal layer 14 are aligned and arranged by operation of the TFT “T,” and incident light passing through the liquid crystal layer 14 is controlled to display an image.
FIG. 2A is a plan view showing a pixel of a conventional array substrate for use in a liquid crystal display device. In FIG. 2, an array substrate 22 includes a pixel region “P” having a corresponding thin film transistor (TFT) “T,” a pixel electrode 17 and a storage capacitor “C.” Gate lines 13 are arranged in a transverse direction and data lines 15 are arranged in a longitudinal direction such that each pair of the gate lines 13 and the data lines 15 define a pixel region “P.” The TFT “T” includes a gate electrode 26, a source electrode 28, a drain electrode 30 and an active layer 33. The gate electrode 26 of the TFT “T” extends from the gate line 13, while the source electrode 28 of the TFT “T” extends from the data line 15. The drain electrode 30 is spaced apart from the source electrode 28 and the active layer 55 is disposed over the gate electrode 24 between the source electrode 28 and the drain electrode 30. The source electrode 28 and the drain electrode 30 overlap opposite ends of the gate electrode 26. A portion of the pixel electrode 17 overlaps a portion of the drain electrode 30 and electrically contacts the drain electrode 30 through a drain contact hole 41. Furthermore, the storage capacitor “C” is a storage-on-gate type capacitor, and thus comprises a capacitor electrode 16 electrically communicating with a pixel electrode 17 through a capacitor contact hole 43, a portion of the gate line 13, and an insulator functioning as a dielectric layer (not show in FIG. 2). Namely, the storage capacitor “C” has M/I/M (metal/insulator/metal) structure. At this point, the position and configuration of the storage capacitor “C” can be various.
In the above-described structure, a parasitic capacitor is formed between the gate electrode 26 and the drain electrode 28 of the TFT “T.” The parasitic capacitance influences and deteriorates function of the liquid crystal layer since the parasitic capacitance is a direct-current component of the voltage. Furthermore, the gate electrode 26 and the drain electrode 28 of the TFT “T” can become short-circuited if the gate insulation layer disposed on the gate electrode 26 has defects, such as pinholes or cracks. Accordingly, the gate insulation layer in a conventional array substrate, which is used as a dielectric layer in the storage capacitor “C,” is formed of a relatively large thickness over the gate electrodes and gate lines.
Thin film transistors (TFTs) can be divided into two generally different categories based upon the relative disposition of their gate electrodes—staggered types and coplanar types. The staggered type TFT includes an inverted staggered type which is generally used for LCD devices due to their simple structure and superior efficiency. Within the inverted staggered type TFT there includes a back channel etched type (EB) and an etch stopper type (ES). A manufacturing method of the back channel etched type TFT will be explained hereinafter.
FIGS. 3A to 3J are plan views and cross-sectional views each taken along the line III—III of corresponding plan view and illustrates conventional manufacturing processes of an array substrate of FIG. 2B.
Referring to FIG. 3A, a substrate 22 is cleaned of organic materials and any foreign substances to promote adhesion with a first metal layer that is subsequently deposited on the substrate 22 by a sputtering process, for example. Here, the first metal layer is aluminum or aluminum alloy, such as aluminum neodymium (AlNd), for example. Then, the first metal layer is subsequently patterned using a first mask to form the gate lines 13 in a transverse direction and a gate electrode 26 that extends from the gate line 13. In the conventional array substrate, aluminum is conventionally used as a metal for the first metal layer because of its low resistance and reduced RC delay. However, pure aluminum is chemically weak when exposed to acidic fabrication processing, thereby resulting in formation of hillocks during high temperature fabrication processing. Accordingly, aluminum alloys and double-layered structure are used for the first metal layer. When employing the double-layered structure for the gate electrode 26 and gate line 13, the aluminum (Al) layer or the aluminum alloy layer is stacked with a molybdenum (Mo) layer or a chrome (Cr) layer that has high corrosion resistance and durability.
In FIG. 3A, the gate insulation layer 33 is formed on a surface of the substrate 22 to cover the patterned first metal layer. Then, a pure amorphous silicon (a-Si:H) layer 53 and a doped amorphous silicon (n+a-Si:H) layer 54 are sequentually formed upon the gate insulation layer 33. The gate insulation layer is an inorganic material, such as silicon nitride (SiNx) or silicon oxide (SiOx), or an organic material, such as benzocyclobutene (BCB) or acryl-based resin, for example.
FIG. 3B shows a second mask fabrication process in which the pure amorphous silicon layer and doped amorphous silicon layer are patterned. A photo resist is formed on the doped amorphous silicon layer and then exposed to light using the second mask. Thereafter, the photo resist is developed to form a patterned photo resist 35 over the gate electrode 26 and to expose the doped amorphous silicon layer.
In FIGS. 3C and 3D, an exposed portion of the doped amorphous silicon layer 54 is removed, and a portion of the pure amorphous silicon layer 53 is also removed to form an active layer 55 and an ohmic contact layer 56. Accordingly, a semiconductor layer 58 including the active layer 55 and ohmic contact layer 56 are formed on the gate insulation layer 33 disposed over the gate electrode 26. As a result of this fabrication process, the gate insulation layer 33 is exposed except for a portion disposed over the gate electrode 26.
In FIGS. 3E and 3F, a second metal layer is formed upon the ohmic contact layer 56 and upon the gate insulation layer 33 by depositing a metallic material, such as molybdenum (Mo), chrome (Cr), tungsten (W), aluminum (Al), aluminum alloy or an alloy thereof. The second metal layer is subsequently patterned using a third mask to form a source electrode 28, a drain electrode 30, a data line 15, and a capacitor electrode 16. The data line 15 is arranged perpendicular to the gate line 13 and defines a pixel region “P” with a data line 13. The source electrode 28 extends from the data line 15 and overlaps an end portion of the gate electrode 26. The drain electrode 30 is space apart from the source electrode 28 and overlaps an opposite end portion of the gate electrode 26. Thus, a thin film transistor (TFT) “T” is formed. Moreover, the capacitor electrode 16 is disposed over a portion 13 a of the gate line 13. Therefore, a storage capacitor “C” comprises the portion 13 a of the gate line 13 as a first capacitor electrode, a portion of gate insulation layer 33 as a dielectric layer, and the capacitor electrode 16 as a second capacitor electrode. Since the capacitor electrode 16 is formed over the portion 13 a of the gate line 13, the structure is commonly referred to as a storage-on-gate structure. If the second metal layer is formed of aluminum in the above-described structure, molybdenum (Mo) or chrome (Cr) is disposed on the second metal layer in order to form a double-layered structure.
In FIGS. 3E and 3F, a portion of the ohmic contact layer 56 disposed upon the active layer 55 is etched using the source electrode 28 and drain electrode 30 as masks, thereby forming a channel region in the active layer 55 between the source electrode 28 and the drain electrode 30.
In FIGS. 3G and 3H, a passivation layer 39 is formed on the TFT “T,” on the storage capacitor “C” and on the gate insulation layer 33. The passivation layer 39 is subsequently patterned using a fourth mask to form a drain contact hole 41 to the drain electrode 30 and a capacitor contact hole 43 to the capacitor electrode 16.
In FIGS. 3I and 3J, a transparent conductive material is deposited on the patterned passivation layer 39. The transparent conductive material commonly includes indium tin oxide (ITO) or indium zinc oxide (IZO). Thereafter, the transparent conductive material is patterned to form a pixel electrode 17 in the pixel region “P.” A portion of the pixel electrode 17 overlaps the drain electrode 30 and electrically contacts the drain electrode 30 through the drain contact hole 41. Additionally, another portion of the pixel electrode 17 overlaps the portion 13 a of the gate line 13 and the capacitor electrode 16, thereby electrically contacting the capacitor electrode 16 through the capacitor contact hole 43.
As described above, the gate insulation layer is commonly formed of a relatively large thickness to prevent any short-circuit between the gate electrode and the drain electrode in the thin film transistor. Thus, the dielectric layer that is the portion of the gate insulation layer also is formed of a relatively large thickness in the storage capacitor. As commonly known, the capacitance of the storage capacitor is inversely proportion to the thickness of the dielectric layer. Accordingly, the storage capacitor fabricated by the above-described fabrication method does not have sufficient capacitance, thereby causing an image-sticking defect when displaying a subsequent image after displaying a previous image.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to an array substrate for a liquid crystal display and method for fabricating thereof that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide an array substrate and a method of fabricating thereof for a liquid crystal display device having improved capacitance in a storage capacitor to decrease residual images.
Additional features and advantages of the invention will be set forth in the description that follows and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, an array substrate for a liquid crystal display device includes a substrate, a plurality of thin film transistors formed on the substrate, each thin film transistor includes a gate electrode, a first gate insulation layer, a second gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, a plurality of gate lines, a plurality of data lines disposed orthogonal to the plurality of gate lines, a plurality of pixel electrodes disposed at pixel regions defined by intersections of the plurality of gate lines and the plurality of data lines, each pixel electrode electrically contacting each drain electrode of the plurality of thin film transistors, and a plurality of storage capacitors each including a portion of each gate line as a first capacitor electrode, the first gate insulation layer as a dielectric layer, and a capacitor electrode electrically communicating with each pixel electrode and functioning as a second capacitor electrode with a portion of each pixel electrode.
In another aspect, a method of fabricating a liquid crystal display device includes the steps of forming a first metal layer on a substrate, patterning the first metal layer to form a gate line and a gate electrode, forming a first gate insulation layer and a second gate insulation layer to cover the patterned first metal layer, forming a pure amorphous silicon layer and a doped amorphous silicon layer on the second gate insulation layer, patterning the doped amorphous silicon layer and the pure amorphous silicon layer to expose a portion of the second gate insulation layer and to form an ohmic contact layer and an active layer over the gate electrodes, removing the exposed portion of the second gate insulation layer except a portion under the patterned doped and pure amorphous silicon layers, forming a second metal layer to cover the first gate insulation layer, the second gate insulation layer, the active layer and the ohmic contact layer, patterning the second metal layer to form a data line, a source electrode, a drain electrode and a capacitor electrode, forming a passivation layer to cover the patterned second metal layer, patterning the passivation layer to form a drain contact hole to the drain electrode and a capacitor contact hole to the capacitor electrode, forming a transparent conductive material on the patterned passivation layer, and patterning the transparent conductive material to form a pixel electrode.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the invention and together with the description serve to explain the principle of the invention. In the drawings:
FIG. 1 is the configuration of a conventional LCD device;
FIG. 2A is a plan view showing a pixel of an array substrate for use in a conventional liquid crystal display device;
FIG. 2B is a enlarged plan view of the TFT “T” portion of FIG. 2A;
FIGS. 3A to 3J are plan views and cross-sectional views each taken along the line III—III of corresponding plan view and illustrates conventional manufacturing processes of an array substrate of FIG. 2A;
FIGS. 4A to 4K are plan views and cross-sectional views along IV—IV of an exemplary manufacturing process according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are shown in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
In FIGS. 4A and 4B, a substrate 111 may be cleaned of organic materials and any foreign substances to promote adhesion with a first metal layer that may be subsequently deposited on the substrate 111 by a sputtering process, for example. The first metal layer may be aluminum or aluminum alloy, such as aluminum neodymium (AlNd), for example. The first metal layer is subsequently patterned using a first mask to form gate lines 113 in a transverse direction and a gate electrode 126 that extends from the gate line 113. Alternatively, a double-layered structure may be employed in the gate line 113 and the gate electrode 126. The double-layered structure includes an aluminum (Al) layer stacked with a molybdenum (Mo) layer or a chrome (Cr) layer, for example, that has high corrosion resistance and durability. Furthermore, a portion 113 a of the gate line 113 functions as a capacitor electrode.
In FIGS. 4A and 4B, a first gate insulation layer 133 and a second gate insulation layer 135 may be formed on a surface of the substrate 111 to cover the patterned first metal layer. Here, it is important that an etching rate of the first gate insulation layers 133 is different from the etching rate of the second gate insulation layer 135. The first gate insulation layer 133 has a lower etching rate than the second gate insulation layer 135. For example, aluminum oxide (Al2O3) or silicon oxide (SiOx) may be used as the first gate insulation layer 133, and silicon nitride (SiNx) may be used as the second gate insulation layer 135. After forming the first and second gate insulation layers 133 and 135 on the substrate 111 to cover the patterned first metal layer, a pure amorphous silicon (a-Si:H) layer 153 and a doped amorphous silicon (n+a-Si:H) layer 154 are sequentally formed upon the second gate insulation layer 135.
FIGS. 4C-4E show a second mask fabrication process in which the pure amorphous silicon layer 153 and doped amorphous silicon layer 154 may be patterned. A photo resist may be formed on the doped amorphous silicon layer 154 and then exposed to light using an additional mask (not shown). Thereafter, the photo resist may be developed to form a patterned photo resist 136 over the gate electrode 126 and to expose the doped amorphous silicon layer. The exposed portion of the doped amorphous silicon layer 154 and a portion of the pure amorphous silicon layer 153 may then be removed, thereby forming an active layer 155 and an ohmic contact layer 156 over the gate electrode 126. Accordingly, a semiconductor layer 158 including the active layer 155 and ohmic contact layer 156 may be formed on the second gate insulation layer 135 disposed over the gate electrode 126. As a result of this process, the second gate insulation layer 135 may be exposed except for a portion over the gate electrode 136.
In FIG. 4E, the exposed portions of the second gate insulation layer 135 may be removed using the patterned photo resist 136 as a mask, and a patterned second gate insulation layer 135 a may be formed over the gate electrode 126. The first gate insulation layer 133 and the patterned second gate insulation layer 135 a may be stacked on the gate electrode 126, while only the first gate insulation layer 133 may be disposed on the gate line 113 to function as a capacitor electrode.
In FIGS. 4F and 4G, after removing the patterned photo resist 136 of FIG. 4D, a second metal layer may be formed upon the ohmic contact layer 156 and first gate insulation layer 133 by depositing a metallic material, such as molybdenum (Mo), chrome (Cr), tungsten (W), aluminum (Al), aluminum alloy or an alloy thereof, for example. The second metal layer may be subsequently patterned using a third mask to form a source electrode 128 and a drain electrode 130. Furthermore, a data line 115 and a capacitor electrode 116 may be formed along with the formation of the source electrode 128 and the drain electrode 130. The data line 115 may be arranged perpendicular to the gate line 113 to define a pixel region “P” with a data line 115. The source electrode 128 may extend from the data line 115, and the drain electrode 130 may be space apart from the source electrode 128. The source electrode 128 and the drain electrode 130 may overlap opposite end portions of the gate electrode 126, respectively. Thus, a thin film transistor (TFT) “T” may be formed. Moreover, the capacitor electrode 116 may be disposed over a portion 113 a of the gate line 113. Accordingly, a storage capacitor “C” may comprise the portion 113 a of the gate line 113 as a first capacitor electrode, a portion of gate insulation layer 133 as a dielectric layer, and the capacitor electrode 116 as a second capacitor electrode.
If the second metal layer is formed of aluminum in the above-mentioned structure, molybdenum (Mo) or chrome (Cr) is disposed on the second metal layer in order to form a double-layered structure.
Still referring to FIG. 4G, a portion of the ohmic contact layer 156 disposed upon the active layer 155 is etched using the source electrode 128 and drain electrode 130 as masks, thereby forming a channel region in the active layer 155 between the source electrode 128 and the drain electrode 130.
Now, referring to FIGS. 4H and 4I, a passivation layer 139 is formed on the TFT “T”, on the storage capacitor “C” and on the first gate insulation layer 133. Thereafter, the passivation layer 139 is patterned using a fourth mask to form a drain contact hole 141 to the drain electrode 130 and a capacitor contact hole 143 to the capacitor electrode 116.
In FIGS. 4J and 4K, a transparent conductive material is deposited on the patterned passivation layer 139. The transparent conductive material usually includes indium tin oxide (ITO) or indium zinc oxide (IZO). Thereafter, the transparent conductive material is patterned to form a pixel electrode 117 in the pixel region “P”. A portion of the pixel electrode 117 overlaps a portion of the drain electrode 130 and electrically contacts the drain electrode 130 through the drain contact hole 141. Additionally, another portion of the pixel electrode 117 overlaps the portion 113 a of the gate line 113 and the capacitor electrode 116, thereby electrically contacting the capacitor electrode 116 through the capacitor contact hole 143. The portion 113 a of the gate electrode 113 functions as a first capacitor electrode in the storage capacitor “C”, the first gate insulation layer 133 functions as a dielectric layer, and the capacitor electrode 116 and pixel electrode 117 altogether function as a second capacitor electrode in the storage capacitor electrode “C”.
Accordingly, the first and second gate insulation layers are arranged between the gate electrode and the drain electrode in the TFT, while only the first gate insulation layer is arranged between the first capacitor electrode and second capacitor electrode in the storage capacitor. As mentioned, since two insulators are formed on the gate electrode without any additional mask process, the short between the gate electrode and the drain electrode is prevented. Further, since one insulator is formed on the gate line as a dielectric layer, the capacitance of the storage capacitor increases. Therefore, this inventive configuration and structure prevent the residual images from occurring in the liquid crystal display devices, thereby increasing a manufacturing yield.
It will be apparent to those skilled in the art that various modifications and variations can be made in the capacitor and the manufacturing method thereof of the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

Claims (13)

What is claimed is:
1. An array substrate for a liquid crystal display device, comprising:
a substrate;
a plurality of thin film transistors formed on the substrate, each thin film transistor includes a gate electrode, a first gate insulation layer, a second gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, the second gate insulation layer has first and second end portions disposed between at least the source and drain electrodes;
a plurality of gate lines;
a plurality of data lines disposed orthogonal to the plurality of gate lines;
a plurality of pixel electrodes disposed at pixel regions defined by intersections of the plurality of gate lines and the plurality of data lines, each pixel electrode electrically contacting each drain electrode of the plurality of thin film transistors; and
a plurality of storage capacitors each including a portion of each gate line as a first capacitor electrode, the first gate insulation layer as a dielectric layer, and a capacitor electrode electrically communicating with each pixel electrode and functioning as a second capacitor electrode with a portion of each pixel electrode.
2. The array substrate according to claim 1, wherein the first gate insulation layer is disposed on the gate electrode.
3. The array substrate according to claim 1, wherein the second gate insulation layer is disposed on the first gate insulation layer.
4. The array substrate according to claim 1, wherein the active layer is disposed on the second gate insulation layer and the ohmic contact layer is disposed on the active layer.
5. The array substrate according to claim 1, wherein the source electrode and the drain electrode are disposed on the ohmic contact layer.
6. The array substrate according to claim 1, wherein the first gate insulation layer is disposed on the plurality of gate lines.
7. The array substrate according to claim 1, wherein the capacitor electrode of each storage capacitor is disposed on the first gate insulation layer and over each gate line.
8. The array substrate according to claim 1, wherein a portion of each pixel electrode overlaps and contacts the capacitor electrode of each storage capacitor.
9. The array substrate according to claim 1, wherein the active layer of each thin film transistor includes at least amorphous silicon.
10. The array substrate according to claim 1, wherein the first gate insulation layer includes at least aluminum oxide (Al2O3).
11. The array substrate according to claim 1, wherein the first gate insulation layer includes at least silicon oxide (SiOx).
12. The array substrate according to claim 1, wherein the second gate insulation layer includes at least silicon nitride (SiNx).
13. The array substrate according to claim 1, wherein the plurality of pixel electrodes are formed of a transparent conductive material selected from a group consisting of indium tin oxide and indium zinc oxide.
US09/984,257 2000-10-31 2001-10-29 Array substrate for a liquid crystal display and method for fabricating thereof Expired - Lifetime US6788357B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/862,567 US7351621B2 (en) 2000-10-31 2004-06-08 Array substrate for a liquid crystal display and method for fabricating thereof
US12/068,233 US7696026B2 (en) 2000-10-31 2008-02-04 Array substrate for a liquid crystal display and method for fabricating thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020000064379A KR100726132B1 (en) 2000-10-31 2000-10-31 A method for fabricating array substrate for liquid crystal display device and the same
KR2000-64379 2000-10-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/862,567 Division US7351621B2 (en) 2000-10-31 2004-06-08 Array substrate for a liquid crystal display and method for fabricating thereof

Publications (2)

Publication Number Publication Date
US20020051099A1 US20020051099A1 (en) 2002-05-02
US6788357B2 true US6788357B2 (en) 2004-09-07

Family

ID=19696454

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/984,257 Expired - Lifetime US6788357B2 (en) 2000-10-31 2001-10-29 Array substrate for a liquid crystal display and method for fabricating thereof
US10/862,567 Expired - Lifetime US7351621B2 (en) 2000-10-31 2004-06-08 Array substrate for a liquid crystal display and method for fabricating thereof
US12/068,233 Expired - Fee Related US7696026B2 (en) 2000-10-31 2008-02-04 Array substrate for a liquid crystal display and method for fabricating thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/862,567 Expired - Lifetime US7351621B2 (en) 2000-10-31 2004-06-08 Array substrate for a liquid crystal display and method for fabricating thereof
US12/068,233 Expired - Fee Related US7696026B2 (en) 2000-10-31 2008-02-04 Array substrate for a liquid crystal display and method for fabricating thereof

Country Status (2)

Country Link
US (3) US6788357B2 (en)
KR (1) KR100726132B1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050001962A1 (en) * 2003-06-06 2005-01-06 Seiko Epson Corporation Liquid crystal display device, method of manufacturing the same, and electronic apparatus
US20050052605A1 (en) * 2003-08-18 2005-03-10 Seiko Epson Corporation Liquid crystal display device and electronic apparatus
US20050117078A1 (en) * 2003-11-29 2005-06-02 Chien-Ting Lai Storage capacitor for liquid crystal display
US20060273316A1 (en) * 2005-06-01 2006-12-07 Samsung Electronics Co., Ltd. Array substrate having enhanced aperture ratio, method of manufacturing the same and display apparatus having the same
US20070176178A1 (en) * 2001-09-26 2007-08-02 Lee Chang-Hun Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US20070190703A1 (en) * 2001-09-26 2007-08-16 Chung-Hun Lee Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US20130107153A1 (en) * 2011-10-27 2013-05-02 Shenzhen China Star Optoelectronics Technology Co., Ltd. Thin film transistor array structure and liquid crystal panel using the same
US8865532B2 (en) 2011-10-06 2014-10-21 Au Optronics Corporation Active device array substrate and manufacturing method thereof
US9165946B1 (en) 2014-05-16 2015-10-20 Au Optronics Corporation Display panel and array substrate thereof

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1139837C (en) * 1998-10-01 2004-02-25 三星电子株式会社 Film transistor array substrate for liquid crystal display and manufacture thereof
KR20040043892A (en) * 2002-11-20 2004-05-27 비오이 하이디스 테크놀로지 주식회사 Method for manufacturing liquid crystal display
US7528643B2 (en) 2003-02-12 2009-05-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device having the same, and driving method of the same
KR101054819B1 (en) * 2003-06-24 2011-08-05 엘지디스플레이 주식회사 Array board for transverse electric field type liquid crystal display device and manufacturing method thereof
JP5442234B2 (en) 2008-10-24 2014-03-12 株式会社半導体エネルギー研究所 Semiconductor device and display device
US7880169B2 (en) * 2009-01-05 2011-02-01 Samsung Electronics Co., Ltd. Display apparatus and manufacturing method thereof
CN101819363B (en) 2009-02-27 2011-12-28 北京京东方光电科技有限公司 TFT-LCD (Thin Film Transistor Liquid Crystal Display) array substrate and manufacture method thereof
JP5623786B2 (en) 2009-05-22 2014-11-12 三星ディスプレイ株式會社Samsung Display Co.,Ltd. Thin film deposition equipment
JP5620146B2 (en) 2009-05-22 2014-11-05 三星ディスプレイ株式會社Samsung Display Co.,Ltd. Thin film deposition equipment
US8882920B2 (en) 2009-06-05 2014-11-11 Samsung Display Co., Ltd. Thin film deposition apparatus
US8882921B2 (en) 2009-06-08 2014-11-11 Samsung Display Co., Ltd. Thin film deposition apparatus
US8802200B2 (en) 2009-06-09 2014-08-12 Samsung Display Co., Ltd. Method and apparatus for cleaning organic deposition materials
US9174250B2 (en) 2009-06-09 2015-11-03 Samsung Display Co., Ltd. Method and apparatus for cleaning organic deposition materials
KR101097311B1 (en) 2009-06-24 2011-12-21 삼성모바일디스플레이주식회사 Organic light emitting display apparatus and apparatus for thin layer deposition for manufacturing the same
KR101117720B1 (en) 2009-06-25 2012-03-08 삼성모바일디스플레이주식회사 Apparatus for thin layer deposition and method of manufacturing organic light emitting device using the same
KR101127578B1 (en) 2009-08-24 2012-03-23 삼성모바일디스플레이주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
US8486737B2 (en) 2009-08-25 2013-07-16 Samsung Display Co., Ltd. Thin film deposition apparatus and method of manufacturing organic light-emitting display device by using the same
JP5677785B2 (en) 2009-08-27 2015-02-25 三星ディスプレイ株式會社Samsung Display Co.,Ltd. Thin film deposition apparatus and organic light emitting display device manufacturing method using the same
US8696815B2 (en) 2009-09-01 2014-04-15 Samsung Display Co., Ltd. Thin film deposition apparatus
US8876975B2 (en) 2009-10-19 2014-11-04 Samsung Display Co., Ltd. Thin film deposition apparatus
KR101146982B1 (en) 2009-11-20 2012-05-22 삼성모바일디스플레이주식회사 Aapparatus for thin layer deposition and method of manufacturing organic light emitting display apparatus
KR101084184B1 (en) 2010-01-11 2011-11-17 삼성모바일디스플레이주식회사 Apparatus for thin layer deposition
KR101174875B1 (en) 2010-01-14 2012-08-17 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101193186B1 (en) 2010-02-01 2012-10-19 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101156441B1 (en) 2010-03-11 2012-06-18 삼성모바일디스플레이주식회사 Apparatus for thin layer deposition
US8894458B2 (en) 2010-04-28 2014-11-25 Samsung Display Co., Ltd. Thin film deposition apparatus, method of manufacturing organic light-emitting display device by using the apparatus, and organic light-emitting display device manufactured by using the method
KR101223723B1 (en) 2010-07-07 2013-01-18 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101673017B1 (en) 2010-07-30 2016-11-07 삼성디스플레이 주식회사 Apparatus for thin layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR20120029166A (en) 2010-09-16 2012-03-26 삼성모바일디스플레이주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101678056B1 (en) 2010-09-16 2016-11-22 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101778224B1 (en) 2010-10-12 2017-09-15 삼성전자주식회사 Transistor, method of manufacturing the same and electronic device comprising transistor
KR101723506B1 (en) 2010-10-22 2017-04-19 삼성디스플레이 주식회사 Apparatus for organic layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR101738531B1 (en) 2010-10-22 2017-05-23 삼성디스플레이 주식회사 Method for manufacturing of organic light emitting display apparatus, and organic light emitting display apparatus manufactured by the method
KR20120045865A (en) 2010-11-01 2012-05-09 삼성모바일디스플레이주식회사 Apparatus for organic layer deposition
KR20120065789A (en) 2010-12-13 2012-06-21 삼성모바일디스플레이주식회사 Apparatus for organic layer deposition
KR101760897B1 (en) 2011-01-12 2017-07-25 삼성디스플레이 주식회사 Deposition source and apparatus for organic layer deposition having the same
KR101923174B1 (en) 2011-05-11 2018-11-29 삼성디스플레이 주식회사 ESC, apparatus for thin layer deposition therewith, and method for manufacturing of organic light emitting display apparatus using the same
KR101840654B1 (en) 2011-05-25 2018-03-22 삼성디스플레이 주식회사 Apparatus for organic layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR101852517B1 (en) 2011-05-25 2018-04-27 삼성디스플레이 주식회사 Apparatus for organic layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR101857992B1 (en) 2011-05-25 2018-05-16 삼성디스플레이 주식회사 Patterning slit sheet assembly, apparatus for organic layer deposition, method for manufacturing organic light emitting display apparatus and organic light emitting display apparatus
KR101857249B1 (en) 2011-05-27 2018-05-14 삼성디스플레이 주식회사 Patterning slit sheet assembly, apparatus for organic layer deposition, method for manufacturing organic light emitting display apparatus and organic light emitting display apparatus
KR101826068B1 (en) 2011-07-04 2018-02-07 삼성디스플레이 주식회사 Apparatus for thin layer deposition
KR20130004830A (en) 2011-07-04 2013-01-14 삼성디스플레이 주식회사 Apparatus for thin layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR20130010730A (en) 2011-07-19 2013-01-29 삼성디스플레이 주식회사 Deposition source and deposition apparatus with the same
KR20130015144A (en) 2011-08-02 2013-02-13 삼성디스플레이 주식회사 Deposition source, apparatus for organic layer deposition and method for manufacturing of organic light emitting display apparatus using the same
KR20130069037A (en) 2011-12-16 2013-06-26 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus
KR102015872B1 (en) 2012-06-22 2019-10-22 삼성디스플레이 주식회사 Apparatus for organic layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR101985246B1 (en) * 2012-07-06 2019-06-03 엘지디스플레이 주식회사 Thin film transistor substrate having metal oxide and manufacturing method thereof
US9461277B2 (en) 2012-07-10 2016-10-04 Samsung Display Co., Ltd. Organic light emitting display apparatus
KR102013315B1 (en) 2012-07-10 2019-08-23 삼성디스플레이 주식회사 Method for manufacturing of organic light emitting display apparatus and organic light emitting display apparatus manufactured by the method
KR101959974B1 (en) 2012-07-10 2019-07-16 삼성디스플레이 주식회사 Apparatus for organic layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
CN103545460B (en) 2012-07-10 2017-04-12 三星显示有限公司 Organic light-emitting display device, organic light-emitting display apparatus, and method of manufacturing organic light-emitting display apparatus
KR101632298B1 (en) 2012-07-16 2016-06-22 삼성디스플레이 주식회사 Flat panel display device and manufacturing method thereof
KR102013318B1 (en) 2012-09-20 2019-08-23 삼성디스플레이 주식회사 Apparatus for thin layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus
KR101994838B1 (en) 2012-09-24 2019-10-01 삼성디스플레이 주식회사 Apparatus for organic layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR20140050994A (en) 2012-10-22 2014-04-30 삼성디스플레이 주식회사 Organic light emitting display apparatus and method for manufacturing the same
KR102052069B1 (en) 2012-11-09 2019-12-05 삼성디스플레이 주식회사 Apparatus for organic layer deposition, method for manufacturing of organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR102075525B1 (en) 2013-03-20 2020-02-11 삼성디스플레이 주식회사 Deposition apparatus for organic layer, method for manufacturing organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the method
KR20140118551A (en) 2013-03-29 2014-10-08 삼성디스플레이 주식회사 Deposition apparatus, method for manufacturing organic light emitting display apparatus and organic light emitting display apparatus
KR102037376B1 (en) 2013-04-18 2019-10-29 삼성디스플레이 주식회사 Patterning slit sheet, deposition apparatus comprising the same, method for manufacturing organic light emitting display apparatus using the same, organic light emitting display apparatus manufacture by the method
KR102081284B1 (en) 2013-04-18 2020-02-26 삼성디스플레이 주식회사 Deposition apparatus, method for manufacturing organic light emitting display apparatus using the same, and organic light emitting display apparatus manufactured by the same
KR102107104B1 (en) 2013-06-17 2020-05-07 삼성디스플레이 주식회사 Apparatus for organic layer deposition, and method for manufacturing of organic light emitting display apparatus using the same
KR102108361B1 (en) 2013-06-24 2020-05-11 삼성디스플레이 주식회사 Apparatus for monitoring deposition rate, apparatus for organic layer deposition using the same, method for monitoring deposition rate, and method for manufacturing of organic light emitting display apparatus using the same
KR20150069386A (en) * 2013-12-13 2015-06-23 삼성디스플레이 주식회사 Display substrate and method of manufacturing display substrate
CN103715095B (en) * 2013-12-27 2016-01-20 北京京东方光电科技有限公司 Mask plate group, thin-film transistor and manufacture method, array base palte, display unit
US10261375B2 (en) 2014-12-30 2019-04-16 Boe Technology Group Co., Ltd. Array substrate, driving method thereof and display apparatus
CN104460162B (en) * 2014-12-30 2017-06-09 京东方科技集团股份有限公司 A kind of array base palte and its driving method, display device
US9793409B2 (en) * 2016-01-14 2017-10-17 Hon Hai Precision Industry Co., Ltd. Thin film transistor array panel
KR20180071538A (en) 2016-12-20 2018-06-28 엘지디스플레이 주식회사 Substrate for display and display including the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5028122A (en) * 1988-04-20 1991-07-02 Sharp Kabushiki Kaisha Liquid crystal active-matrix display device
US6078366A (en) * 1995-10-05 2000-06-20 Kabushiki Kaisha Toshiba Array substrate comprising semiconductor contact layers having same outline as signal lines
US6356318B1 (en) * 1999-06-28 2002-03-12 Alps Electric Co., Ltd. Active-matrix liquid crystal display having storage capacitors of area smaller than that of pixel electrodes

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2655865B2 (en) * 1988-03-16 1997-09-24 株式会社日立製作所 Manufacturing method of liquid crystal display device
US5079606A (en) * 1989-01-26 1992-01-07 Casio Computer Co., Ltd. Thin-film memory element
US5057885A (en) * 1989-07-28 1991-10-15 Casio Computer Co., Ltd. Memory cell system with first and second gates
JPH03190141A (en) * 1989-12-12 1991-08-20 Samsung Electron Devices Co Ltd Thin-film transistor for plate display and manufacture thereof
JPH03278466A (en) * 1990-03-27 1991-12-10 Toshiba Corp Thin film transistor and manufacture thereof
US5246553A (en) * 1992-03-05 1993-09-21 Hydro-Quebec Tetravalent titanium electrolyte and trivalent titanium reducing agent obtained thereby
JPH06188419A (en) * 1992-12-16 1994-07-08 Matsushita Electric Ind Co Ltd Manufacture of thin-film transistor
JP3537854B2 (en) * 1992-12-29 2004-06-14 エルジー フィリップス エルシーディー カンパニー リミテッド Method for manufacturing thin film transistor
JP2738289B2 (en) * 1993-12-30 1998-04-08 日本電気株式会社 Manufacturing method of liquid crystal display device
JPH08228011A (en) * 1994-12-14 1996-09-03 Toshiba Corp Semiconductor device and manufacture thereof
US5703382A (en) * 1995-11-20 1997-12-30 Xerox Corporation Array having multiple channel structures with continuously doped interchannel regions
KR100303134B1 (en) * 1995-05-09 2002-11-23 엘지.필립스 엘시디 주식회사 Lcd and fabricating method for fabricating the same
KR100205388B1 (en) * 1995-09-12 1999-07-01 구자홍 Liquid crystal display device and its manufacturing method
JPH09113931A (en) * 1995-10-16 1997-05-02 Sharp Corp Liquid crystal display device
JP3409542B2 (en) * 1995-11-21 2003-05-26 ソニー株式会社 Method for manufacturing semiconductor device
JPH1022508A (en) * 1996-07-04 1998-01-23 Sharp Corp Manufacturing method of thin film transistor
TW418432B (en) * 1996-12-18 2001-01-11 Nippon Electric Co Manufacturing method of thin film transistor array
JP3427664B2 (en) * 1997-03-13 2003-07-22 株式会社日立製作所 Horizontal electric field type active matrix liquid crystal display
US6010923A (en) * 1997-03-31 2000-01-04 Sanyo Electric Co., Ltd. Manufacturing method of semiconductor device utilizing annealed semiconductor layer as channel region
JPH10335671A (en) * 1997-06-02 1998-12-18 Sharp Corp Driver monolithic driving element
JP3503427B2 (en) * 1997-06-19 2004-03-08 ソニー株式会社 Method for manufacturing thin film transistor
KR20000039802A (en) * 1998-12-16 2000-07-05 김영환 Method for manufacturing lower substrate of thin film transistor liquid crystal display device
JP2000206508A (en) * 1999-01-12 2000-07-28 Advanced Display Inc Liquid crystal display device and its production
US6281552B1 (en) * 1999-03-23 2001-08-28 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having ldd regions
GB9929615D0 (en) * 1999-12-15 2000-02-09 Koninkl Philips Electronics Nv Method of manufacturing an active matrix device
KR100386848B1 (en) * 2001-05-09 2003-06-09 엘지.필립스 엘시디 주식회사 Rework method for semiconductor layer in tft-lcd

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5028122A (en) * 1988-04-20 1991-07-02 Sharp Kabushiki Kaisha Liquid crystal active-matrix display device
US6078366A (en) * 1995-10-05 2000-06-20 Kabushiki Kaisha Toshiba Array substrate comprising semiconductor contact layers having same outline as signal lines
US6356318B1 (en) * 1999-06-28 2002-03-12 Alps Electric Co., Ltd. Active-matrix liquid crystal display having storage capacitors of area smaller than that of pixel electrodes

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8040446B2 (en) 2001-09-26 2011-10-18 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display and method for manufacturing the same
US20070195569A1 (en) * 2001-09-26 2007-08-23 Lee Chang-Hun Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US20070176178A1 (en) * 2001-09-26 2007-08-02 Lee Chang-Hun Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US20070190703A1 (en) * 2001-09-26 2007-08-16 Chung-Hun Lee Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US7868953B2 (en) * 2001-09-26 2011-01-11 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display and method for manufacturing the same
US20070188669A1 (en) * 2001-09-26 2007-08-16 Lee Chang H Thin Film Transistor Array Panel for Liquid Crystal Display and Method for Manufacturing the Same
US7990484B2 (en) 2001-09-26 2011-08-02 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display and method for manufacturing the same
US20050001962A1 (en) * 2003-06-06 2005-01-06 Seiko Epson Corporation Liquid crystal display device, method of manufacturing the same, and electronic apparatus
US7139052B2 (en) 2003-06-06 2006-11-21 Seiko Epson Corporation Liquid crystal display device, method of manufacturing the same, and electronic apparatus
US7397528B2 (en) 2003-08-18 2008-07-08 Seiko Epson Corporation Liquid crystal display device and electronic apparatus
US20050052605A1 (en) * 2003-08-18 2005-03-10 Seiko Epson Corporation Liquid crystal display device and electronic apparatus
US20050117078A1 (en) * 2003-11-29 2005-06-02 Chien-Ting Lai Storage capacitor for liquid crystal display
US20060273316A1 (en) * 2005-06-01 2006-12-07 Samsung Electronics Co., Ltd. Array substrate having enhanced aperture ratio, method of manufacturing the same and display apparatus having the same
US8865532B2 (en) 2011-10-06 2014-10-21 Au Optronics Corporation Active device array substrate and manufacturing method thereof
US9252167B2 (en) 2011-10-06 2016-02-02 Au Optronics Corporation Active device array substrate
US20130107153A1 (en) * 2011-10-27 2013-05-02 Shenzhen China Star Optoelectronics Technology Co., Ltd. Thin film transistor array structure and liquid crystal panel using the same
US9165946B1 (en) 2014-05-16 2015-10-20 Au Optronics Corporation Display panel and array substrate thereof

Also Published As

Publication number Publication date
US7351621B2 (en) 2008-04-01
US20040227865A1 (en) 2004-11-18
US20080213950A1 (en) 2008-09-04
US7696026B2 (en) 2010-04-13
US20020051099A1 (en) 2002-05-02
KR20020034272A (en) 2002-05-09
KR100726132B1 (en) 2007-06-12

Similar Documents

Publication Publication Date Title
US6788357B2 (en) Array substrate for a liquid crystal display and method for fabricating thereof
US6642972B2 (en) Array substrate for a liquid crystal display and method for fabricating thereof with insulating stack made from TFT layers between crossed conductors
US7061565B2 (en) Array substrate having double-layered metal patterns and method of fabricating the same
CN100476529C (en) Method of fabricating array substrate for in-plane switching liquid crystal display device
US6627470B2 (en) Array substrate for use in LCD device and method of fabricating same
US7995182B2 (en) Array substrate for a liquid crystal display device and method of manufacturing the same
US20010013910A1 (en) Array substrate for use in LCD device
US6924864B2 (en) Array substrate for in-plane switching mode liquid crystal display device and method of fabricating the same
US7995157B2 (en) Array substrate for liquid crystal display device and method of fabricating the same
US6916675B2 (en) Method of fabricating array substrate for use in an in-plane switching mode liquid crystal display device
US6717631B2 (en) Array substrate for use in LCD device
US8514340B2 (en) Method of fabricating array substrate having double-layered patterns
KR20010038386A (en) Liquid crystal display and method for fabricating the same
KR100654158B1 (en) Liquid crystal display and method for fabricating the same
US7084934B2 (en) Array substrate for liquid crystal display device and manufacturing method thereof
US6734049B2 (en) Array substrate for liquid crystal display device and the fabrication method of the same
US6906760B2 (en) Array substrate for a liquid crystal display and method for fabricating thereof
KR100309210B1 (en) Liquid crystal display and method for fabricating the same
KR100642721B1 (en) Method for fabricating a liquid crystal display device
KR100611043B1 (en) Method for fabricating a Liquid crystal display
KR100333272B1 (en) Liquid crystal display and method for fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: LG.PHILIPS LCD CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOON, KYO-HO;REEL/FRAME:012291/0183

Effective date: 20011018

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: LG DISPLAY CO., LTD., KOREA, REPUBLIC OF

Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021147/0009

Effective date: 20080319

Owner name: LG DISPLAY CO., LTD.,KOREA, REPUBLIC OF

Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021147/0009

Effective date: 20080319

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12