US5832033A - Clock disturbance detection based on ratio of main clock and subclock periods - Google Patents

Clock disturbance detection based on ratio of main clock and subclock periods Download PDF

Info

Publication number
US5832033A
US5832033A US08/593,212 US59321296A US5832033A US 5832033 A US5832033 A US 5832033A US 59321296 A US59321296 A US 59321296A US 5832033 A US5832033 A US 5832033A
Authority
US
United States
Prior art keywords
pulse signal
signal
polarity
disturbance
timing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/593,212
Inventor
Yasunori Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAKAHASHI, YASUNORI
Application granted granted Critical
Publication of US5832033A publication Critical patent/US5832033A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/19—Monitoring patterns of pulse trains
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Definitions

  • the present invention generally relates to a clock monitor circuit, and in particular to a circuit for detecting a clock disturbance which occurs due to the mixing of similar pulses into or lack of necessary pulses of a bipolar clock signal.
  • a bipolar clock generally consists of a pulse stream with the polarity alternating in time as follows: +1, 0, -1, 0, +1, and so on.
  • a bipolar violation method that the polarity alternation order is violated in a predetermined period like this: +1, 0, +1, 0, -1, 0, and so on.
  • Such a bipolar violation method is frequently employed to superimpose a subclock on a main clock.
  • a clock extractor extracts the subclock from the bipolar clock and supplies it as a reference phase clock to a data processing circuit. For such a clock extractor, a clock monitor circuit is necessary to avoid recognizing a pulse disturbance as the bipolar violation.
  • a clock extracting circuit employing the bipolar violation method is disclosed in Japanese Patent Unexamined Publication No. 3-272245.
  • a positive-polarity pulse detector 1 detects a positive-pulse signal S1 from the bipolar clock signal by comparing the bipolar clock signal with a first reference voltage Ref-p.
  • a negative-polarity pulse detector 2 detects a negative-pulse signal S2 from the bipolar clock signal by comparing the bipolar clock signal with a second reference voltage Ref-n.
  • a bipolar violation detector 3 receives them to detect the subclock signal.
  • the clock extracting circuit further includes a clock monitor circuit comprising two counters 4 and 5 and a comparator 6.
  • the respective counters 4 and 5 count pulses of the positive-pulse signal S1 and the negative-pulse signal S2 while concurrently reset in a predetermined period.
  • the comparator 6 compares the resultant count values of the counters 4 and 5 in the predetermined period and produces an alarm signal when the count difference is larger than predetermined.
  • the conventional clock monitor circuit cannot detect a clock disturbance in cases where equal numbers of pulses are mixed into or removed from both the positive-pulse signal S1 and the negative-pulse signal S2, because the conventional clock monitor circuit detects the clock disturbance based on the count difference between the counters 4 and 5 separately counting positive pulses and negative pulses, respectively.
  • An object of the present invention is to provide a clock monitor circuit which detects a clock disturbance with reliability.
  • Another object of the present invention is to provide a clock disturbance detecting circuit and method which properly detect a clock disturbance such as a case where the positive- and negative-pulses both change in number.
  • a first-polarity pulse signal and a second-polarity pulse signal are produced from a bipolar pulse signal including a main pulse signal and a subpulse signal.
  • the period of the subpulse signal is a predetermined integral multiple of that of the main pulse signal.
  • a first disturbance is detected from the first-polarity pulse signal by checking whether a first pulse signal coincides with a second pulse signal using said second-polarity pulse signal as a first timing signal.
  • the first pulse signal corresponds to the first-polarity pulse signal at a first timing instant and the second pulse signal corresponds to the first-polarity pulse signal at a second timing instant.
  • the timing difference between the first and second timing instants corresponds to the period ratio of the main pulse signal and the subpulse signal.
  • the first disturbance is detected when the first pulse signal does not coincide with the second pulse signal.
  • a circuit is comprised of a shift register which shifts first data corresponding to the first-polarity pulse signal in accordance with the first timing signal to produce the first pulse signal and the second pulse signal.
  • the circuit is further comprised of a coincidence checking circuit which checks whether the first pulse signal coincides with the second pulse signal to produce a first detection signal indicating the first disturbance when the first pulse signal is not identical with the second pulse signal.
  • the circuit is further comprised of a shift register which shifts second data corresponding to the second-polarity pulse signal using the second-polarity pulse signal as a second timing signal and produces the third pulse signal and the fourth pulse signal.
  • the circuit is still further comprised of a coincidence checking circuit which checks whether the third pulse signal coincides with the fourth pulse signal to produce a second detection signal indicating the second disturbance when the third pulse signal is not identical with the fourth pulse signal.
  • the circuit is still more further comprised of an output circuit for producing a detection signal of the bipolar pulse disturbance based on the first disturbance and the second disturbance.
  • the output circuit is a logical-OR circuit which receives the first disturbance and the second disturbance.
  • the shift register shifts the data according to the second-polarity pulse signal and the data stored in the shift register always has a predetermined repetition period of the subpulse, the first data and the second data are identical at all times.
  • the pulse repetition order is vanished, resulting in non-coincidence between the first data and the second data of the shift register. Therefore, the disturbance signal is produced by the comparator when a bipolar pulse disturbance occurs. Since the logical-OR circuit receives the first disturbance signal and the second disturbance signal, the circuit detects the bipolar pulse disturbance when at least one of the first disturbance signal and the second disturbance signal occurs.
  • FIG. 1 is a block diagram showing a clock extracting circuit employing a conventional clock monitor circuit
  • FIG. 2 is a block diagram showing a clock extracting circuit employing a clock monitor circuit according to an embodiment of the present invention
  • FIG. 3 is a detailed block diagram showing the clock monitor circuit according to the embodiment.
  • FIG. 4 is a timing chart showing an operation of the clock monitor circuit as shown in FIG. 3.
  • a clock extractor receives a bipolar clock signal BCL including a main clock of a period T m and a subclock of a period T sub superimposed on the main clock and produces the subclock and an alarm signal which indicates a clock disturbance.
  • the clock extractor is comprised of a unipolar signal extractor 100 including a positive-polarity pulse detector 101 and a negative-polarity pulse detector 102 which receive the bipolar clock signal BCL and produce a positive-polarity pulse signal SP and a negative-polarity pulse signal SN, respectively.
  • the positive-polarity pulse detector 101 detects the positive-polarity pulse signal SP from the bipolar clock signal BCL by comparing the bipolar clock signal BCL with the first reference voltage Ref-p.
  • the negative-polarity pulse detector 102 detects the negative-polarity pulse signal SN from the bipolar clock signal BCL by comparing the bipolar clock signal BCL with the second reference voltage Ref-n.
  • the positive-polarity and negative-polarity pulse detectors 101 and 102 are both formed with a differential amplifier.
  • a bipolar violation detector 103 receives the positive-polarity and negative-polarity pulse signals SP and SN and reproduces the subclock signal superimposed on the bipolar clock signal BCL.
  • the clock extractor is further provided with a first error detector 104, a second error detector 105, and an OR circuit 106.
  • the first error detector 104 and the second error detector 105 receive the positive-polarity and negative-polarity pulse signals SP and SN, respectively, and output a first error signal E1 and a second error signal E2 to the OR circuit 106.
  • the OR circuit produces the alarm signal when receiving at least one of the first error signal E1 and the second error signal E2.
  • the first error detector 104 is comprised of a frequency divider 201, a shift register 202, and a non-coincidence determination circuit 203.
  • the frequency divider 201 divides the positive-polarity pulse signal SP in frequency to output the divided signal SPd to the shift register 202.
  • the shift register 202 receives the divided signal SPd as data, the shift register 202 shifts the data in accordance with the negative-polarity pulse signal SN which is received as a shift clock from the negative-polarity pulse detector 102.
  • the shift register 202 outputs first data shifted by i bits and second data shifted by j bits to the non-coincidence determination circuit 203, where i and j are a positive integer and are determined based on a ratio of the periods T m and T sub of the main clock and the subclock as described later.
  • the non-coincidence determination circuit 203 receives the first data and the second data from the shift register 202 and outputs the error signal E1 to the OR circuit 106 when the first data is not identical with the second data.
  • the second error detector 105 is comprised of a frequency divider 301, a shift register 302, and a non-coincidence determination circuit 303.
  • the frequency divider 301 divides the negative-polarity pulse signal SN in frequency to output the divided signal SNd to the shift register 302.
  • the shift register 302 receives the divided signal SNd as data, the shift register 302 shifts the data in accordance with the positive-polarity pulse signal SP which is received as a shift clock from the positive-polarity pulse detector 101.
  • the shift register 302 outputs third data shifted by k bits and fourth data shifted by l bits to the non-coincidence determination circuit 303, where k and l are a positive integer and are determined based on a ratio of the periods T m and T sub of the main clock and the subclock as described later.
  • the non-coincidence determination circuit 303 receives the third data and the fourth data from the shift register 302 and outputs the error signal E2 to the OR circuit 106 when the third data and the fourth data are not identical.
  • the frequency divider 201 divides the positive-polarity pulse signal SP in frequency by two and outputs the divided signal SPd to the serial input terminal of the shift register 202.
  • the shift register 202 has two parallel output terminals corresponding to the i-bit shift and the (i+8)-bit shift, respectively. In this case, it is assumed that the period T sub of the subclock is 8 times the period T m of the main clock.
  • the stored data is shifted in accordance with the negative-polarity pulse signal SN which is received as a shift clock from the negative-polarity pulse detector 102.
  • the shift register 202 outputs the first data shifted by i bits and the second data shifted by i+8 bits in parallel to an exclusive-OR circuit 203 which serves as the non-coincidence determination circuit.
  • the exclusive-OR circuit 203 receives the first data and the second data from the shift register 202, the exclusive-OR circuit 203 outputs the error signal E1 to the OR circuit 106 when the first data is not identical with the second data.
  • the second error detector 105 has the same circuit configuration as the first error detector 104 except that the shift register 302 operates in accordance with the positive-polarity pulse signal SP serving as a shift clock.
  • the shift register 302 outputs the third data shifted by k bits and the fourth data shifted by k+8 bits in parallel to an exclusive-OR circuit 303 which outputs the error signal E2 to the OR circuit 106 when the third data is not identical with the fourth data.
  • an operation of the clock monitor circuit will be described hereinafter.
  • the positive-polarity pulse signal SP and the negative-polarity pulse signal SN each having a repetition period 2T sub are output to the frequency dividers 201 and 301, respectively.
  • the frequency divider 301 divides the negative-polarity pulse signal SN in frequency by two to output the divided pulse signal SNd to the shift register 302.
  • the shift register 302 shifts the data according to the positive-polarity pulse signal SP and the divided-by-2 pulse signal SNd always has the repetition period 2T sub , the third data shifted by 1 bit and the fourth data shifted by 1+8 bits are identical at all times as shown in FIG. 4.
  • the pulse repetition order is vanished, resulting in non-coincidence between the 1-bit-shift data and the (1+8)-bit-shift data of the shift register 302. Therefore, the error signal E2 of a logical high value is output from the exclusive-OR circuit 303 to the OR circuit 106 when a clock disturbance occurs.
  • the first error detector 104 performs the similar operation to the second error detector 105. Since the OR circuit 106 outputs a clock disturbance detection signal of a logical high value when at least one of the error signals E1 and E2 goes high, a bipolar clock disturbance can be detected with reliability even when the same clock disturbance occurs in both the positive-polarity and the negative-polarity pulses.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A bipolar-clock monitor circuit includes a first shift register shifting positive-polarity pulse signal according to the negative-polarity pulse signal to produce a i-bit-shift signal and a j-bit-shift signal. The integers i and j are determined based on the period ratio of a main clock and a subclock included in the bipolar clock signal so that the i-bit-shift signal is identical with the j-bit-shift signal when the bipolar clock signal is normal. The non-coincidence determination circuit checks whether the i-bit-shift signal coincides with the j-bit-shift signal and produces a disturbance detection signal when the i-bit-shift signal does not coincide with the j-bit-shift signal.

Description

BACKGROUND OF THE INVENTION
1. Field of the invention
The present invention generally relates to a clock monitor circuit, and in particular to a circuit for detecting a clock disturbance which occurs due to the mixing of similar pulses into or lack of necessary pulses of a bipolar clock signal.
2. Description of the Related Art
A bipolar clock generally consists of a pulse stream with the polarity alternating in time as follows: +1, 0, -1, 0, +1, and so on. However, it is well known as a bipolar violation method that the polarity alternation order is violated in a predetermined period like this: +1, 0, +1, 0, -1, 0, and so on. Such a bipolar violation method is frequently employed to superimpose a subclock on a main clock. A clock extractor extracts the subclock from the bipolar clock and supplies it as a reference phase clock to a data processing circuit. For such a clock extractor, a clock monitor circuit is necessary to avoid recognizing a pulse disturbance as the bipolar violation.
A clock extracting circuit employing the bipolar violation method is disclosed in Japanese Patent Unexamined Publication No. 3-272245. Referring to FIG. 1, a positive-polarity pulse detector 1 detects a positive-pulse signal S1 from the bipolar clock signal by comparing the bipolar clock signal with a first reference voltage Ref-p. Similarly, a negative-polarity pulse detector 2 detects a negative-pulse signal S2 from the bipolar clock signal by comparing the bipolar clock signal with a second reference voltage Ref-n. After the bipolar clock signal has been divided into the positive-pulse signal S1 and the negative-pulse signal S2, a bipolar violation detector 3 receives them to detect the subclock signal. The clock extracting circuit further includes a clock monitor circuit comprising two counters 4 and 5 and a comparator 6. The respective counters 4 and 5 count pulses of the positive-pulse signal S1 and the negative-pulse signal S2 while concurrently reset in a predetermined period. The comparator 6 compares the resultant count values of the counters 4 and 5 in the predetermined period and produces an alarm signal when the count difference is larger than predetermined.
However, the conventional clock monitor circuit cannot detect a clock disturbance in cases where equal numbers of pulses are mixed into or removed from both the positive-pulse signal S1 and the negative-pulse signal S2, because the conventional clock monitor circuit detects the clock disturbance based on the count difference between the counters 4 and 5 separately counting positive pulses and negative pulses, respectively.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a clock monitor circuit which detects a clock disturbance with reliability.
Another object of the present invention is to provide a clock disturbance detecting circuit and method which properly detect a clock disturbance such as a case where the positive- and negative-pulses both change in number.
According to the present invention, a first-polarity pulse signal and a second-polarity pulse signal are produced from a bipolar pulse signal including a main pulse signal and a subpulse signal. The period of the subpulse signal is a predetermined integral multiple of that of the main pulse signal. A first disturbance is detected from the first-polarity pulse signal by checking whether a first pulse signal coincides with a second pulse signal using said second-polarity pulse signal as a first timing signal. The first pulse signal corresponds to the first-polarity pulse signal at a first timing instant and the second pulse signal corresponds to the first-polarity pulse signal at a second timing instant. The timing difference between the first and second timing instants corresponds to the period ratio of the main pulse signal and the subpulse signal. The first disturbance is detected when the first pulse signal does not coincide with the second pulse signal.
According to an aspect of the present invention, a circuit is comprised of a shift register which shifts first data corresponding to the first-polarity pulse signal in accordance with the first timing signal to produce the first pulse signal and the second pulse signal. The circuit is further comprised of a coincidence checking circuit which checks whether the first pulse signal coincides with the second pulse signal to produce a first detection signal indicating the first disturbance when the first pulse signal is not identical with the second pulse signal.
According to another aspect of the present invention, the circuit is further comprised of a shift register which shifts second data corresponding to the second-polarity pulse signal using the second-polarity pulse signal as a second timing signal and produces the third pulse signal and the fourth pulse signal. The circuit is still further comprised of a coincidence checking circuit which checks whether the third pulse signal coincides with the fourth pulse signal to produce a second detection signal indicating the second disturbance when the third pulse signal is not identical with the fourth pulse signal. The circuit is still more further comprised of an output circuit for producing a detection signal of the bipolar pulse disturbance based on the first disturbance and the second disturbance. For instance, the output circuit is a logical-OR circuit which receives the first disturbance and the second disturbance.
In cases where no bipolar pulse disturbance occurs, since the shift register shifts the data according to the second-polarity pulse signal and the data stored in the shift register always has a predetermined repetition period of the subpulse, the first data and the second data are identical at all times.
On the contrary, once an extra pulse is added to or a necessary pulse slips away from the bipolar pulse signal, the pulse repetition order is vanished, resulting in non-coincidence between the first data and the second data of the shift register. Therefore, the disturbance signal is produced by the comparator when a bipolar pulse disturbance occurs. Since the logical-OR circuit receives the first disturbance signal and the second disturbance signal, the circuit detects the bipolar pulse disturbance when at least one of the first disturbance signal and the second disturbance signal occurs.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram showing a clock extracting circuit employing a conventional clock monitor circuit;
FIG. 2 is a block diagram showing a clock extracting circuit employing a clock monitor circuit according to an embodiment of the present invention;
FIG. 3 is a detailed block diagram showing the clock monitor circuit according to the embodiment; and
FIG. 4 is a timing chart showing an operation of the clock monitor circuit as shown in FIG. 3.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 2, a clock extractor according to an embodiment of the present invention receives a bipolar clock signal BCL including a main clock of a period Tm and a subclock of a period Tsub superimposed on the main clock and produces the subclock and an alarm signal which indicates a clock disturbance.
The clock extractor is comprised of a unipolar signal extractor 100 including a positive-polarity pulse detector 101 and a negative-polarity pulse detector 102 which receive the bipolar clock signal BCL and produce a positive-polarity pulse signal SP and a negative-polarity pulse signal SN, respectively. As described above, the positive-polarity pulse detector 101 detects the positive-polarity pulse signal SP from the bipolar clock signal BCL by comparing the bipolar clock signal BCL with the first reference voltage Ref-p. Similarly, the negative-polarity pulse detector 102 detects the negative-polarity pulse signal SN from the bipolar clock signal BCL by comparing the bipolar clock signal BCL with the second reference voltage Ref-n. As well known, the positive-polarity and negative- polarity pulse detectors 101 and 102 are both formed with a differential amplifier. A bipolar violation detector 103 receives the positive-polarity and negative-polarity pulse signals SP and SN and reproduces the subclock signal superimposed on the bipolar clock signal BCL.
The clock extractor is further provided with a first error detector 104, a second error detector 105, and an OR circuit 106. The first error detector 104 and the second error detector 105 receive the positive-polarity and negative-polarity pulse signals SP and SN, respectively, and output a first error signal E1 and a second error signal E2 to the OR circuit 106. The OR circuit produces the alarm signal when receiving at least one of the first error signal E1 and the second error signal E2.
The first error detector 104 is comprised of a frequency divider 201, a shift register 202, and a non-coincidence determination circuit 203. The frequency divider 201 divides the positive-polarity pulse signal SP in frequency to output the divided signal SPd to the shift register 202. Receiving the divided signal SPd as data, the shift register 202 shifts the data in accordance with the negative-polarity pulse signal SN which is received as a shift clock from the negative-polarity pulse detector 102. The shift register 202 outputs first data shifted by i bits and second data shifted by j bits to the non-coincidence determination circuit 203, where i and j are a positive integer and are determined based on a ratio of the periods Tm and Tsub of the main clock and the subclock as described later. The non-coincidence determination circuit 203 receives the first data and the second data from the shift register 202 and outputs the error signal E1 to the OR circuit 106 when the first data is not identical with the second data.
Similarly, the second error detector 105 is comprised of a frequency divider 301, a shift register 302, and a non-coincidence determination circuit 303. The frequency divider 301 divides the negative-polarity pulse signal SN in frequency to output the divided signal SNd to the shift register 302. Receiving the divided signal SNd as data, the shift register 302 shifts the data in accordance with the positive-polarity pulse signal SP which is received as a shift clock from the positive-polarity pulse detector 101. The shift register 302 outputs third data shifted by k bits and fourth data shifted by l bits to the non-coincidence determination circuit 303, where k and l are a positive integer and are determined based on a ratio of the periods Tm and Tsub of the main clock and the subclock as described later. The non-coincidence determination circuit 303 receives the third data and the fourth data from the shift register 302 and outputs the error signal E2 to the OR circuit 106 when the third data and the fourth data are not identical.
Referring to FIG. 3, a more detailed circuit arrangement of the clock monitor circuit will be described hereinafter. In the first error detector 104, the frequency divider 201 divides the positive-polarity pulse signal SP in frequency by two and outputs the divided signal SPd to the serial input terminal of the shift register 202. The shift register 202 has two parallel output terminals corresponding to the i-bit shift and the (i+8)-bit shift, respectively. In this case, it is assumed that the period Tsub of the subclock is 8 times the period Tm of the main clock. The stored data is shifted in accordance with the negative-polarity pulse signal SN which is received as a shift clock from the negative-polarity pulse detector 102. The shift register 202 outputs the first data shifted by i bits and the second data shifted by i+8 bits in parallel to an exclusive-OR circuit 203 which serves as the non-coincidence determination circuit. Receiving the first data and the second data from the shift register 202, the exclusive-OR circuit 203 outputs the error signal E1 to the OR circuit 106 when the first data is not identical with the second data.
The second error detector 105 has the same circuit configuration as the first error detector 104 except that the shift register 302 operates in accordance with the positive-polarity pulse signal SP serving as a shift clock. The shift register 302 outputs the third data shifted by k bits and the fourth data shifted by k+8 bits in parallel to an exclusive-OR circuit 303 which outputs the error signal E2 to the OR circuit 106 when the third data is not identical with the fourth data. Taking the second error detector 105 as an example, an operation of the clock monitor circuit will be described hereinafter.
As illustrated in FIG. 4, it is assumed that the bipolar clock BCL has the main clock period Tm and the subclock period Tsub (=8Tm) with the bipolar violation occurring in period Tsub (Fa, Fb, Fc, and so on) and the integer numbers i and k are set at 1. Since the ratio of the subclock period Tsub to the main clock period Tm is 8, the shift-bit difference between the parallel output terminals is also set at 8 in each of the shift registers 202 and 203. It is needless to say that the shift-bit difference may be set at an integral multiple of 8. The positive-polarity pulse signal SP and the negative-polarity pulse signal SN each having a repetition period 2Tsub are output to the frequency dividers 201 and 301, respectively. The frequency divider 301 divides the negative-polarity pulse signal SN in frequency by two to output the divided pulse signal SNd to the shift register 302.
In cases where no clock disturbance occurs, since the shift register 302 shifts the data according to the positive-polarity pulse signal SP and the divided-by-2 pulse signal SNd always has the repetition period 2Tsub, the third data shifted by 1 bit and the fourth data shifted by 1+8 bits are identical at all times as shown in FIG. 4. On the contrary, once an extra pulse is added or a necessary pulse slips away, the pulse repetition order is vanished, resulting in non-coincidence between the 1-bit-shift data and the (1+8)-bit-shift data of the shift register 302. Therefore, the error signal E2 of a logical high value is output from the exclusive-OR circuit 303 to the OR circuit 106 when a clock disturbance occurs.
Needless to say, the first error detector 104 performs the similar operation to the second error detector 105. Since the OR circuit 106 outputs a clock disturbance detection signal of a logical high value when at least one of the error signals E1 and E2 goes high, a bipolar clock disturbance can be detected with reliability even when the same clock disturbance occurs in both the positive-polarity and the negative-polarity pulses.

Claims (20)

What is claimed is:
1. A circuit for detecting a bipolar pulse disturbance, comprising:
means for extracting a unipolar pulse signal from a bipolar pulse signal, said bipolar pulse signal including a main pulse signal and a subpulse signal, a period of said subpulse signal being a predetermined integral multiple of that of said main pulse signal; and
disturbance detecting means for detecting a pulse disturbance from said unipolar pulse signal by checking whether a first pulse signal coincides with a second pulse signal, said first pulse signal corresponding to said unipolar pulse signal at a first timing instant, said second pulse signal corresponding to said unipolar pulse signal at a second timing instant, a timing difference between said first timing instant and said second timing instant being determined based on a period ratio of said main pulse signal and said subpulse signal, said disturbance detecting means detecting said pulse disturbance when said first pulse signal does not coincide with said second pulse signal.
2. The circuit according to claim 1, wherein:
said disturbance detecting means comprises:
data shifting means for shifting data corresponding to said unipolar pulse signal so as to produce said first pulse signal and said second pulse signal, said first pulse signal corresponding to said unipolar pulse signal at said first timing instant, said second pulse signal corresponding to said unipolar pulse signal at said second timing instant, said timing difference between said first timing instant and said second timing instant being determined based on said period ratio of said main pulse signal and said subpulse signal; and
coincidence checking means for checking whether said first pulse signal coincides with said second pulse signal and producing a detection signal indicating said pulse disturbance when said first pulse signal does not coincide with said second pulse signal.
3. The circuit according to claim 2, wherein:
said disturbance detecting means further comprises:
frequency dividing means for dividing said unipolar pulse signal in frequency by a predetermined integer to output said data to said data shifting means.
4. A circuit for detecting a bipolar pulse disturbance, comprising:
first means for extracting a first-polarity pulse signal and a second-polarity pulse signal from a bipolar pulse signal including a main pulse signal and a subpulse signal, a period of said subpulse signal being a predetermined integral multiple of that of said main pulse signal;
first detecting means for detecting a first disturbance from said first-polarity pulse signal by checking whether a first pulse signal coincides with a second pulse signal using said second-polarity pulse signal as a first timing signal, said first pulse signal corresponding to said first-polarity pulse signal at a first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at a second timing instant, a timing difference between said first timing instant and said second timing instant being determined based on a period ratio of said main pulse signal and said subpulse signal, said first detecting means detecting said first disturbance when said first pulse signal does not coincide with said second pulse signal;
second detecting means for detecting a second disturbance from said second-polarity pulse signal by checking whether a third pulse signal coincides with a fourth pulse signal using said first-polarity pulse signal as a second timing signal, said third pulse signal corresponding to said second-polarity pulse signal at a third timing instant, said fourth pulse signal corresponding to said second-polarity pulse signal at a fourth timing instant, a timing difference between said third timing instant and said fourth timing instant being determined based on said period ratio of said main pulse signal and said subpulse signal, said second detecting means detecting said second disturbance when said third pulse signal does not coincide with said fourth pulse signal; and
second means for producing a detection signal of said bipolar pulse disturbance based on said first disturbance and said second disturbance.
5. The circuit according to claim 4, wherein:
said first detecting means comprises:
first data shifting means for shifting first data corresponding to said first-polarity pulse signal in accordance with said first timing signal so as to produce said first pulse signal and said second pulse signal, said first pulse signal corresponding to said first-polarity pulse signal at said first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at said second timing instant, said timing difference between said first timing instant and said second timing instant being determined based on said period ratio of said main pulse signal and said subpulse signal; and
first coincidence checking means for checking whether said first pulse signal coincides with said second pulse signal and producing a first detection signal indicating said first disturbance when said first pulse signal does not coincide with said second pulse signal.
6. The circuit according to claim 5, wherein said second detecting means comprises:
second data shifting means for shifting second data corresponding to said second-polarity pulse signal in accordance with said second timing signal so as to produce said third pulse signal and said fourth pulse signal, said third pulse signal corresponding to said second-polarity pulse signal at said third timing instant, said fourth pulse signal corresponding to said second-polarity pulse signal at said third timing instant, said timing difference between said third timing instant and said fourth timing instant being determined based on said period ratio of said main pulse signal and said subpulse signal; and
second coincidence checking means for checking whether said third pulse signal coincides with said fourth pulse signal and producing a second detection signal indicating said second disturbance when said third pulse signal does not coincide with said fourth pulse signal.
7. The circuit according to claim 5, wherein:
said first detecting means further comprises:
first frequency dividing means for dividing said first-polarity pulse signal in frequency by a predetermined integer to output said first data to said first data shifting means.
8. The circuit according to claim 6, wherein:
said second detecting means further comprises:
second frequency dividing means for dividing said second-polarity pulse signal in frequency by said predetermined integer to output said second data to said second data shifting means.
9. The circuit according to claim 4, wherein said second means is a logical-OR circuit for producing said detection signal when at least one of said first disturbance and said second disturbance is received.
10. A bipolar-clock monitor circuit comprising:
a unipolar extracting circuit for extracting a first-polarity pulse signal and a second-polarity pulse signal from a bipolar clock signal including a main clock signal and a subclock signal, a period of said subclock signal being a predetermined integral multiple of that of said main clock signal;
a first disturbance detecting circuit for detecting a disturbance from said first-polarity pulse signal by checking whether a first pulse signal coincides with a second pulse signal, said first pulse signal corresponding to said first-polarity pulse signal at a first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at a second timing instant, a timing difference between said first timing instant and said second timing instant being determined according to a period ratio of said main clock signal and said subclock signal, said first disturbance detecting circuit detecting said disturbance when said first pulse signal does not coincide with said second pulse signal; and
a second disturbance detecting circuit for detecting said disturbance from said second-polarity pulse signal by checking whether a third pulse signal coincides with a fourth pulse signal, said third pulse signal corresponding to said second-polarity pulse signal at a third timing instant, said fourth pulse signal corresponding to said second-polarity pulse signal at a fourth timing instant, a timing difference between said third timing instant and said fourth timing instant being determined according to said period ratio of said main clock signal and said subclock signal, said second disturbance detecting circuit detecting said disturbance when said third pulse signal does not coincide with said fourth pulse signal.
11. The bipolar-clock monitor circuit according to claim 10, wherein:
said first disturbance detecting circuit comprises:
a first shift register for shifting first data corresponding to said first-polarity pulse signal in accordance with said second-polarity pulse signal to produce said first pulse signal and said second pulse signal, said first pulse signal corresponding to said first-polarity pulse signal at said first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at said second timing instant, said timing difference between said first timing instant and said second timing instant being determined according to said period ratio of said main clock signal and said subclock signal; and
a first coincidence determination circuit for checking whether said first pulse signal coincides with said second pulse signal and producing a first detection signal when said first pulse signal does not coincide with said second pulse signal;
said second disturbance detecting circuit comprises:
a second shift register for shifting second data corresponding to said second-polarity pulse signal in accordance with said first-polarity pulse signal to produce said third pulse signal and said fourth pulse signal, said third pulse signal corresponding to said second-polarity pulse signal at said third timing instant, said fourth pulse signal corresponding to said second-polarity pulse signal at said fourth timing instant, said timing difference between said third timing instant and said fourth timing instant being determined according to said period ratio of said main clock signal and said subclock signal;
a second coincidence determination circuit for checking whether said third pulse signal coincides with said fourth pulse signal and producing a second detection signal when said third pulse signal does not coincide with said fourth pulse signal; and
said bipolar-clock monitor circuit further comprising:
a disturbance signal producing circuit for producing a disturbance signal indicating said disturbance based on said first detection signal and said second detection signal.
12. The bipolar-clock monitor circuit according to claim 11, wherein:
said first disturbance detecting circuit further comprises a first frequency divider for dividing said first-polarity pulse signal in frequency by a predetermined integer to output said first data to said first shift register; and
said second disturbance detecting circuit further comprises a second frequency divider for dividing said second-polarity pulse signal in frequency by a predetermined integer to output said second data to said second shift register.
13. The circuit according to claim 1, wherein said subpulse signal included in said bipolar pulse signal is superposed on said main pulse signal with bipolar violations occurring in said period of said subpulse signal.
14. The circuit according to claim 4, wherein said subpulse signal included in said bipolar pulse signal is superposed on said main pulse signal with bipolar violations occurring in said period of said subpulse signal.
15. The bipolar-clock monitor circuit according to claim 10, wherein said subpulse signal included in said bipolar pulse signal is superposed on said main pulse signal with bipolar violations occurring in said period of said subpulse signal.
16. A method for detecting a bipolar pulse disturbance, comprising the steps of:
producing a first-polarity pulse signal and a second-polarity pulse signal from a bipolar pulse signal including a main pulse signal and a subpulse signal, a period of said subpulse signal being a predetermined integral multiple of that of said main pulse signal;
storing first data corresponding to said first-polarity pulse signal;
shifting said first data in accordance with a first timing signal so as to produce a first pulse signal and a second pulse signal, said first pulse signal corresponding to said first-polarity pulse signal at a first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at a second timing instant, a timing difference between said first timing instant and said second timing instant being determined according to a period ratio of said main pulse signal and said subpulse signal;
checking whether said first pulse signal coincides with said second pulse signal; and
producing a detection signal indicating said bipolar pulse disturbance when said first pulse signal does not coincide with said second pulse signal.
17. A method for detecting a bipolar pulse disturbance, comprising the steps of:
producing a first-polarity pulse signal and a second-polarity pulse signal from a bipolar pulse signal including a main pulse signal and a subpulse signal, a period of said subpulse signal being a predetermined integral multiple of that of said main pulse signal;
storing first data corresponding to said first-polarity pulse signal;
shifting said first data in accordance with said second-polarity pulse signal so as to produce a first pulse signal and a second pulse signal, said first pulse signal corresponding to said first-polarity pulse signal at a first timing instant, said second pulse signal corresponding to said first-polarity pulse signal at a second timing instant, a timing difference between said first timing instant and said second timing instant being determined according to a period ratio of said main pulse signal and said subpulse signal;
checking whether said first pulse signal coincides with said second pulse signal;
producing a first detection signal when said first pulse signal does not coincide with said second pulse signal;
storing second data corresponding to said second-polarity pulse signal;
shifting said second data in accordance with said first-polarity pulse signal so as to produce a third pulse signal and a fourth pulse signal, said third pulse signal corresponding to said second-polarity pulse signal at a third timing instant, said fourth pulse signal corresponding to said second-polarity pulse signal at a third timing instant, a timing difference between said third timing instant and said fourth timing instant being determined according to said period ratio of said main pulse signal and said subpulse signal;
checking whether said third pulse signal coincides with said fourth pulse signal;
producing a second detection signal when said third pulse signal does not coincide with said fourth pulse signal; and
producing a disturbance detection signal indicating said bipolar pulse disturbance based on said first detection signal and said second detection signal.
18. The method according to claim 17, wherein said disturbance detection signal is produced by a logical OR function on said first detection signal and said second detection signal.
19. The method according to claim 16, wherein said subpulse signal included in said bipolar pulse signal is superposed on said main pulse signal with bipolar violations occurring in said period of said subpulse signal.
20. The method according to claim 17, wherein said subpulse signal included in said bipolar pulse signal is superposed on said main pulse signal with bipolar violations occurring in said period of said subpulse signal.
US08/593,212 1995-01-27 1996-01-29 Clock disturbance detection based on ratio of main clock and subclock periods Expired - Fee Related US5832033A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7-011601 1995-01-27
JP7011601A JP2988300B2 (en) 1995-01-27 1995-01-27 Bipolar clock disturbance detection circuit

Publications (1)

Publication Number Publication Date
US5832033A true US5832033A (en) 1998-11-03

Family

ID=11782431

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/593,212 Expired - Fee Related US5832033A (en) 1995-01-27 1996-01-29 Clock disturbance detection based on ratio of main clock and subclock periods

Country Status (3)

Country Link
US (1) US5832033A (en)
EP (1) EP0724207A3 (en)
JP (1) JP2988300B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6597204B2 (en) * 2000-11-10 2003-07-22 Nec Corporation Clock interruption detection circuit
US20060224910A1 (en) * 2005-03-31 2006-10-05 Li Gabriel M Circuit and method for monitoring the status of a clock signal

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3938082A (en) * 1974-09-19 1976-02-10 General Electric Company Receiver for bi-polar coded data with bit time interval detection used as the data validation discriminant
US4001578A (en) * 1975-08-01 1977-01-04 Bell Telephone Laboratories, Incorporated Optical communication system with bipolar input signal
US4006304A (en) * 1975-12-10 1977-02-01 Bell Telephone Laboratories, Incorporated Apparatus for word synchronization in an optical communication system
US4086566A (en) * 1976-11-15 1978-04-25 Gte Automatic Electric Laboratories Incorporated Error detector for modified duobinary signals
US4750179A (en) * 1986-05-02 1988-06-07 Lynch Communications Systems, Inc. Selective prevention of bipolar violation detection
US4887083A (en) * 1987-03-12 1989-12-12 Fujitsu Limited Bipolar with eight-zeros substitution and bipolar with six-zeros substitution coding circuit
JPH03272245A (en) * 1990-03-20 1991-12-03 Fujitsu Ltd Bipolar violation detection circuit
US5109391A (en) * 1989-12-18 1992-04-28 Matsushita Electric Industrial Co., Ltd. Unbalanced transmitter and receiver

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59223038A (en) * 1983-06-01 1984-12-14 Nec Corp Data transmitting system
JP2947003B2 (en) * 1993-05-26 1999-09-13 日本電気株式会社 Bipolar clock disturbance detection circuit
JP2616395B2 (en) * 1993-07-28 1997-06-04 日本電気株式会社 Bipolar clock disturbance detection circuit

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3938082A (en) * 1974-09-19 1976-02-10 General Electric Company Receiver for bi-polar coded data with bit time interval detection used as the data validation discriminant
US4001578A (en) * 1975-08-01 1977-01-04 Bell Telephone Laboratories, Incorporated Optical communication system with bipolar input signal
US4006304A (en) * 1975-12-10 1977-02-01 Bell Telephone Laboratories, Incorporated Apparatus for word synchronization in an optical communication system
US4086566A (en) * 1976-11-15 1978-04-25 Gte Automatic Electric Laboratories Incorporated Error detector for modified duobinary signals
US4750179A (en) * 1986-05-02 1988-06-07 Lynch Communications Systems, Inc. Selective prevention of bipolar violation detection
US4887083A (en) * 1987-03-12 1989-12-12 Fujitsu Limited Bipolar with eight-zeros substitution and bipolar with six-zeros substitution coding circuit
US5109391A (en) * 1989-12-18 1992-04-28 Matsushita Electric Industrial Co., Ltd. Unbalanced transmitter and receiver
JPH03272245A (en) * 1990-03-20 1991-12-03 Fujitsu Ltd Bipolar violation detection circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6597204B2 (en) * 2000-11-10 2003-07-22 Nec Corporation Clock interruption detection circuit
US20060224910A1 (en) * 2005-03-31 2006-10-05 Li Gabriel M Circuit and method for monitoring the status of a clock signal
US7454645B2 (en) 2005-03-31 2008-11-18 Cypress Semiconductor Corp. Circuit and method for monitoring the status of a clock signal

Also Published As

Publication number Publication date
JP2988300B2 (en) 1999-12-13
JPH08204760A (en) 1996-08-09
EP0724207A3 (en) 1999-11-24
EP0724207A2 (en) 1996-07-31

Similar Documents

Publication Publication Date Title
US6333646B1 (en) Abnormal clock detector and abnormal clock detecting apparatus
EP0500263A2 (en) Method for synchronising a receiver's data clock
US20020008548A1 (en) Device for detecting abnormality of clock signal
US5832033A (en) Clock disturbance detection based on ratio of main clock and subclock periods
JPS5916454B2 (en) Data signal detection circuit
JPS61148939A (en) Frame synchronization system
JPH08316946A (en) Clock loss detection circuit
JP2616395B2 (en) Bipolar clock disturbance detection circuit
KR930010918B1 (en) Parallel Frame Detection Circuit of Distributed Frame Structure
JPH04329721A (en) How to receive data
KR100212051B1 (en) Apparatus and method for receiving data
JPH0124386B2 (en)
JPH05191384A (en) Error ratio detecting circuit
JPH04336724A (en) Serial receiver
JPH0118607B2 (en)
JP2591850B2 (en) Frame synchronization circuit
JPH04271539A (en) Semiconductor integrated circuit
JPS5942505B2 (en) Data signal detection circuit
JPS606143B2 (en) Input data state change detection circuit
JPH0575892A (en) Signal discrimination circuit
JPS61158232A (en) Sequential preamble signal detection circuit
JPH05300115A (en) Sync failure detection circuit
JPH04360334A (en) Start-stop synchronization reception circuit
JPH0420138A (en) Serial data transmission system
JPH05244146A (en) Frame synchronization detecting circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKAHASHI, YASUNORI;REEL/FRAME:007853/0715

Effective date: 19960119

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20021103