US5798664A - Offset cancelling amplifier circuit having Miller integrator as offset detector - Google Patents

Offset cancelling amplifier circuit having Miller integrator as offset detector Download PDF

Info

Publication number
US5798664A
US5798664A US08/627,357 US62735796A US5798664A US 5798664 A US5798664 A US 5798664A US 62735796 A US62735796 A US 62735796A US 5798664 A US5798664 A US 5798664A
Authority
US
United States
Prior art keywords
offset
amplifier
input
signal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/627,357
Inventor
Takeshi Nagahori
Ichiro Hatakeyama
Soichiro Araki
Kazunori Miyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ARAKI, SOICHIRO, HATAKEYAMA, ICHIRO, MIYOSHI, KAZUNORI, NAGAHORI, TAKESHI
Application granted granted Critical
Publication of US5798664A publication Critical patent/US5798664A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45932—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by using feedback means
    • H03F3/45937—Measuring at the loading circuit of the differential amplifier
    • H03F3/45941—Controlling the input circuit of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H03F3/087—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
    • H03F3/45973—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction by using a feedback circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45511—Indexing scheme relating to differential amplifiers the feedback circuit [FBC] comprising one or more transistor stages, e.g. cascaded stages of the dif amp, and being coupled between the loading circuit [LC] and the input circuit [IC]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45526—Indexing scheme relating to differential amplifiers the FBC comprising a resistor-capacitor combination and being coupled between the LC and the IC

Definitions

  • This invention relates to an optical receiver circuit for use in optical communication, optical inter-connection, and the like and, in particular, to an offset cancelling amplifier used in the optical receiver circuit.
  • a conventional optical receiver circuit comprises a photodetector section responsive to an optical signal for converting the optical signal into a unipolar input current pulse signal and a polarity converter section for converting the unipolar input current pulse signal into a bipolar voltage pulse signal.
  • the polarity converter section comprises a pre-amplifier or transimpedance amplifier and an offset cancelling amplifier circuit cascaded to the pre-amplifier and is integrated on a single chip.
  • offset involves both an internal offset occurring within the offset cancelling amplifier circuit and an external offset of an outside origin.
  • optical receiver circuit with the offset cancelling amplifier circuit of the type described is disclosed, for example, in Japanese Patent Pre-examination Publication (A) No. 15909/1987 (Reference I).
  • the offset cancelling amplifier circuit shown in the Reference I comprises a limiting amplifier having an input circuit for amplifying an input signal incoming through the input circuit while preventing amplified amplitude from exceeding a predetermined level to provide an output signal, an offset detector for detecting an offset in the output signal to produce a detection signal representing an offset amount detected, and an offset controller coupled in the input circuit of the limiting amplifier and the offset detector for controlling an input voltage of the limiting amplifier in response to the detection signal to reduce or cancel the offset in the output signal.
  • the offset detector forms a feedback loop for feeding back the offset in the output signal to the input circuit.
  • the offset detector comprises a CR integrator circuit including a capacitor and a resistor, and a feedback differential amplifier for acquiring a necessary and sufficient gain in a feedback loop.
  • the offset in Its output signal must be reduced as much as possible. This is achieved by increasing the gain (C) of the feedback differential amplifier. While, a low-frequency cutoff or a lower side cutoff frequency of the offset detector is determined by G/2 ⁇ CR, that is a product of the gain (G) of the feedback differential amplifier and a low-frequency cutoff (1/2 ⁇ CR) of the CR integrator circuit. Thus, the low-frequency cutoff of the offset detector can not be lowered. As a result, the offset cancelling amplifier circuit cannot be obtained with the low-frequency cutoff of a lowered frequency as well as the wide dynamic range.
  • an offset cancelling amplifier circuit which comprises a limiting amplifier having an input circuit for amplifying an input signal incoming through the input circuit while preventing amplified amplitude from exceeding a predetermined level to provide an output signal, an offset detector comprising a Miller integrator for detecting an offset in the output signal to produce a detection signal representing an offset amount detected, and an offset controller coupled in the input circuit of the limiting amplifier and the offset detector for controlling an input voltage of the limiting amplifier in response to the detection signal to reduce the offset in the output signal for offset cancellation.
  • the offset cancelling amplifier circuit of this invention has a low-frequency cutoff 1/2 ⁇ CR which is determined by a capacitance C and a resistance R of the Miller integrator but is not dependent upon a gain of the Miller integrator. Accordingly, the offset cancelling amplifier circuit has the capacitor and the resistor of relatively low capacitance C and resistance R, respectively, and is therefore adapted for an integrated circuit with a widened dynamic range and a lowered low-frequency cutoff.
  • FIG. 1 shows a known offset cancelling amplifier circuit
  • FIG. 2 shows an offset cancelling amplifier circuit according to this invention
  • FIG. 3 shows an example of unipolar voltage signals supplied to the offset cancelling amplifier circuit in FIG. 2;
  • FIG. 4 shows another example of the unipolar voltage signals supplied to the offset cancelling amplifier circuit in FIG. 2;
  • FIG. 5 shows an example of bipolar voltage signals produced by the offset cancelling amplifier circuit in FIG. 2;
  • FIG. 6 shows in detail a structure of an offset controller in the offset cancelling amplifier circuit in FIG. 2;
  • FIG. 7 shows a combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit
  • FIG. 8 shows another combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit
  • FIG. 9 shows still another combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit.
  • the known offset cancelling amplifier circuit comprises a limiting amplifier 11, an offset detector 12, and an offset controller 13.
  • the limiting amplifier 11 amplifies the input voltage signal into an amplified voltage signal while preventing the amplified amplitude from exceeding a predetermined level to produce an output voltage signal at a pair of output terminals C and D.
  • the input voltage signal comprises a pair of unipolar voltage signals, a first one derived from a photo-detection signal detected at a photodetector and applied to one input terminal A, the second one applied to the other terminal B and being an opposite polarity voltage signal having a polarity opposite to a polarity of the first unipolar voltage signal.
  • an optical signal received in the optical receiver is a pulse signal having an average duty ratio or an average mark-to-space ratio of 50%, and therefore, the first unipolar voltage signal also has an average duty ratio of 50%.
  • the second unipolar voltage signal is a reference signal which may be a constant voltage signal of the opposite polarity or a unipolar voltage pulse signal similar to the first unipolar voltage signal but with the opposite polarity.
  • the output signal comprises a pair of bipolar signals, a first one delivered at one output terminal C, the second one delivered at the other output terminal D and having a reversed polarity in comparison to the first bipolar voltage signal.
  • the offset detector 12 is responsive to the output voltage signal and detects an offset in the output voltage signal to produce an offset detection signal representative of the offset amount detected.
  • the offset detector 12 comprises a first CR integrator 12a, a second CR integrator 12b, and a feedback differential amplifier 12c.
  • the offset detector 12 detects a first time average of the first bipolar voltage signal at terminal C and a second time average of the second bipolar voltage signal at terminal D and provides, as the offset detection signal, a detection voltage signal representative of the first and the second time averages.
  • the first and the second time average signals are equal to each other when the output signal has no offset.
  • the offset controller 13 is connected to an input circuit of the limiting amplifier 11 and is responsive to the offset detection signal for controlling a voltage at an input side of the limiting amplifier 11 to reduce or cancel the offset in the output signal of the limiting amplifier 11.
  • the offset controller 13 comprises a current source 13a, a pair of transistors 13b and 13c, and two pairs of resistors 13d-13g.
  • the offset in the output signal of the limiting amplifier 11 is detected by the offset detector 12 and is fed back to the input side of the limiting amplifier 11.
  • This offset cancelling amplifier has a disadvantage that the low-frequency cutoff can not sufficiently be lowered if a gain (G) of the feedback differential amplifier 12c is increased so as to widen a dynamic range of the offset cancelling amplifier. This is because the low-frequency cutoff G/2 ⁇ CR is dependent upon the gain G of the feedback differential amplifier 12c of the offset detector 12, as described in the preamble of the specification.
  • the offset cancelling amplifier circuit is similar to the known circuit of FIG. 1 and comprises the limiting amplifier 11 comprising a differential amplifier, the offset detector 12, and the offset controller 13.
  • the offset cancelling amplifier circuit of this invention is different from the known circuit in that the offset detector 12 comprises a Miller integrator.
  • the limiting amplifier 11 is an amplitude-limiting amplifier. Supplied with the input voltage signal, the limiting amplifier 11 amplifies the input voltage signal into an amplified voltage signal while preventing an amplified amplitude from exceeding a predetermined level.
  • the limiting amplifier 11 is implemented by a known differential amplifier.
  • the limiting amplifier 11 can be implemented by a single-stage differential amplifier. However, in order to obtain a sufficient gain for a low-energy signal, the limiting amplifier 11 preferably comprises a plurality of stages of the similar differential amplifiers connected in cascade. This is because the limiting amplifier comprising such multi-stage differential amplifiers connected in cascade achieves a high gain. In this structure, any circuit constant such as a source voltage is selected so that the first-stage differential amplifier is not saturated upon supply of a high-energy signal. In this event, the second and the subsequent differential amplifiers are prevented from being saturated. When the source voltage is selected as described above, the limiting amplifier 11 produces the output signal having an amplitude limited below the predetermined level in a wide dynamic range between a minimum input amplitude and a maximum input amplitude.
  • the limiting amplifier 11 amplifies the input voltage signal incoming through input terminals A and B and produces the output signal at the output terminals C and D.
  • the output signal comprises a pair of the first and the second bipolar voltage signals at terminals C and D, respectively.
  • the offset detector 12 comprises the Miller integrator for comparing time averages of the first and second bipolar voltage signals at terminals C and D to obtain a differential time average and for amplifying the differential time average to produce an offset detection signal.
  • the Miller integrator comprises an amplifier 121, first and second input resistors 122 and 123 having one ends connected to input terminals of the amplifier 121, first and second feedback capacitors 124 and 125 connected between the output and the input terminals of the amplifier 121 to form feedback loops corresponding to the first and the second input resistors 122 and 123, respectively.
  • the first and the second input resistors 122 and 123 have a same resistance R.
  • the first and the second feedback capacitors 124 and 125 have a same capacitance C.
  • the offset detector (Miller integrator) 12 has an amplification gain G owing to the amplifier 121.
  • the offset detector (Miller integrator) 12 has a time constant determined by the resistance R of the first and the second resistors 122 and 123 and the capacitance C of the first and the second feedback capacitors 124 and 125.
  • the Miller integrator By the use of the Miller integrator as the offset detector 12, it is possible to obtain those values amplified by the amplification gain G and averaged by the time constant.
  • the offset cancelling amplifier circuit since the offset detector 12 comprises the Miller integrator as described above, the low-frequency cutoff of the offset cancelling amplifier circuit is determined by the time constant of the Miller integrator to be equal to 1/2 ⁇ CR and is not dependent upon the gain G of the amplifier 121.
  • the offset cancelling amplifier circuit of this invention is capable of both keeping the low-frequency cutoff at a lowered frequency and the dynamic range wide.
  • the input unipolar voltage signals have an average duty ratio equal to 50%.
  • the time averages of the first and the second bipolar voltage signals at terminals C and D are equal to each other. It is therefore possible to detect presence or absence of the offset with reference to the offset detection signal representative of the difference between the time averages.
  • the offset controller 13 is supplied with the offset detection signal from the offset detector 12 and controls an input voltage potential of the input signal to be supplied to the limiting amplifier 11 so as to cancel the offset in the output signal.
  • the offset controller 13 comprises a first subtractor 131 and a second subtractor 132.
  • the first subtractor 131 subtracts the first time average signal from the first unipolar voltage signal applied to the input terminal A.
  • the second subtractor 132 subtracts the second time average signal from the second unipolar voltage signal applied to the input terminal B.
  • the input signal controlled by the offset controller 13 is applied to the limiting amplifier 11.
  • the limiting amplifier 11 comprises the multi-stage differential amplifiers connected in cascade
  • the differential amplifiers of the second and the subsequent stages are successively connected to the output terminals C and D in FIG. 2.
  • input voltage potentials of differential amplifiers of the second and the subsequent stages need not be controlled, as described in the foregoing.
  • a pair of unipolar voltage signals with opposite polarities or a pair of differential input signals having an external offset are supplied to the input terminals A and B, respectively, as illustrated in FIG. 3.
  • a unipolar input signal can be supplied to the input terminal A but a constant voltage potential is maintained at the input terminal B, as illustrated in FIG. 4.
  • the input signal supplied to the input terminals A and B are sent through the offset controller 13 to the limiting amplifier 11.
  • the limiting amplifier 11 amplifies the input signal at a predetermined amplification factor into amplified signals with an amplitude limited so as not to exceed a predetermined level.
  • the operation of the limiting amplifier 11 will hereafter be referred to as a limiting amplification operation.
  • the output signal after the limiting amplification operation is delivered to the output terminals C and D.
  • the output signal comprises a pair of bipolar voltage signals having reversed polarities to each other which are present at output terminals C and D, respectively.
  • the offset detector 12 When the output signal has an offset, the offset detector 12 produces an offset detection signal representative of a detected offset amount and supplies the offset detection signal to the offset controller 13.
  • the offset controller 13 controls the input voltage signal, more specifically, the input voltage potentials of the pair of unipolar voltage signals supplied to the input terminals A and B so as to cancel the offset present in the output signal.
  • the limiting amplifier 11 Supplied with the input signal controlled by the offset controller 13, the limiting amplifier 11 performs the limiting amplification operation and produces the output signal at the output terminals C and D. Thus, the offset in the output signal is reduced or cancelled.
  • the offset cancelling amplifier includes a specific example of the offset controller 13 comprises first and second controllable current sources 131 and 132, first and second transistors 133 and 134, and first and second resistors 135 and 136.
  • the first and the second controllable current sources 131 and 132 are controlled by the offset detection signal, in detail, the first and the second time average signals of the offset detector 12, respectively.
  • the first transistor 133 has a base connected to the input terminal A.
  • the second transistor 134 has a base connected to the input terminal B.
  • the first resistor 135 has one end connected to the first controllable current source 131 and the other end connected to an emitter of the first transistor 133.
  • the second resistor 136 has one end connected to the second controllable current source 132 and the other end connected to an emitter of the second transistor 134.
  • the offset controller 13 has power supply terminals l , m, n and p.
  • a common connection point I1 between the first controllable current source 131 and the first resistor 135 and another common connection point I2 between the second controllable current source 132 and the second resistor 136 are connected to the limiting amplifier 11.
  • the pair of first and second opposite polarity voltage signals at A and B are amplified and present at the connection points at I1 and I2, respectively.
  • the first and the second controllable current sources 131 and 132 are controlled by the offset detection signal.
  • the voltage potentials at connection points at I1 and I2 are controlled by the offset detection signal.
  • the input signal is controlled by the the offset controller 13 in response to the offset detection signal and is applied to the limiting amplifier 11.
  • the offset controller 13 applicable to the offset cancelling amplifier circuit of this invention is not restricted to the offset controller illustrated in FIG. 6 and may have various structures.
  • the offset controller 13 shown in FIG. 1 is also applicable to the offset cancelling amplifier of this invention.
  • the photo-detector section 14 comprises a photo-detector element such as a photo-diode.
  • the pre-amplifier section 15 comprises first and second pre-amplifiers 151 and 152.
  • the first pre-amplifier 151 comprises a first amplifier 1511 and a first feedback resistor 1512.
  • the second pre-amplifier 152 comprises a second amplifier 1521 and a second feedback resistor 1522.
  • the photo-detector section 14 is connected to a power source (not shown) through a terminal a.
  • the photo-detector section 14 is connected through a terminal b to the first pre-amplifier 151.
  • the second pre-amplifier 152 is connected through a terminal c to a reference signal source (not shown) for producing a predetermined reference signal.
  • the first pre-amplifier 151 is connected via a terminal d to the input terminal A of the offset cancelling amplifier circuit described before.
  • the second pre-amplifier 152 Is connected via a terminal e to the input terminal B of the offset cancelling amplifier circuit.
  • the photo-detector 14 converts the optical signal into an input current pulse signal to deliver the input current pulse signal to the terminal b.
  • the first pre-amplifier 151 amplifies and converts the input current signal into a unipolar voltage signal which is applied to the input terminal A of the offset cancelling amplifier circuit of FIG. 2 through the terminal d.
  • the second pre-amplifier 152 amplifies and converts the predetermined reference signal into a unipolar reference voltage signal which is applied to the input terminal B of the offset cancelling amplifier circuit of FIG. 2 through the the terminal e.
  • the input terminals A and B of the offset cancelling amplifier circuit are supplied with the unipolar voltage signals as illustrated in FIG. 3 or FIG. 4.
  • the reference signal applied through terminal c is a pulse signal
  • the unipolar voltage signals are as shown in FIG. 3.
  • the reference signal is a constant voltage signal
  • the unipolar voltage signal is as shown in FIG. 4.
  • the pre-amplifier section 15 of this example comprises a differential amplifier 15a and first and second feedback resistors 15b and 15c.
  • those terminals connected in the similar manner as described in conjunction with FIG. 7 are designated by like reference symbols.
  • the pre-amplifier section 15 Illustrated in FIG. 8 carries out an operation basically similar to that of the pre-amplifier section 15 illustrated in FIG. 7.
  • the pre-amplifier section 15 in FIG. 8 comprises a single one of the differential amplifier 15a which amplifies the input current pulse signal from the photo-detector section 14 to produce a pair of differential signals.
  • the differential signals are applied to, as the first and the second unipolar voltage signals as shown in FIG. 3, the input terminals A and B of the offset cancelling amplifier circuit.
  • FIG. 9 another example of the pre-amplifier section 15 is shown together with the photo-detector section 14 connected thereto.
  • a pre-amplifier section 15 comprises first and second pre-amplifiers 151 and 152.
  • the first pre-amplifier 151 comprises a first transistor Tr1 having an emitter and a collector which are connected to opposite terminals f and h of a power source (not shown) through a first and a second resistors R1a and R1b
  • the transistor Tr1 has a base which is connected to a voltage source Sl illustrated as an electric cell.
  • a connection point between the emitter of the transistor Tr1 and the first resistor R1a is connected to the photo-detector section 14 through an input terminal b
  • Another connection point between the collector of the transistor Tr1 and the second resistor R1b is connected to an output terminal d which is connected to an input terminal A of the offset cancelling amplifier of FIG. 2.
  • the second pre-amplifier 152 has a similar structure and comprises a transistor Tr2 having an emitter and a collector which are connected to opposite terminals g and i of a power source (not shown) through first and second resistors R2a and R2b.
  • the transistor Tr2 has a base which is connected to a voltage source S2 illustrated as an electric cell.
  • a connection point between the emitter of the transistor Tr2 and the first resistor R2a is connected to the reference signal source (not shown) through an input terminal c.
  • Another connection point between the collector of the transistor Tr2 and the second resistor R2b is connected to an output terminal e which is connected to an input terminal B of the offset cancelling amplifier of FIG. 2.
  • the pre-amplifier section 15 of this example carries out an operation basically similar to that of the pre-amplifier section 15 illustrated in FIG. 7. Accordingly, the input terminals A and B of the offset cancelling amplifier circuit are supplied with the unipolar voltage signals as illustrated in FIG. 3 or FIG. 4.
  • the photo-detector section illustrated in FIGS. 7 through 9 may have any other structure as far as an optical signal is converted into a current signal.
  • the pre-amplifier section is not restricted to those described in conjunction with FIGS. 7 through 9.
  • a combination of any one of the pre-amplifier sections shown in FIGS. 1, 2, 7, 8 and 9 and the offset cancelling amplifier circuit of this invention described above forms a polarity converter section for converting a unipolar input current pulse signal into a bipolar voltage pulse signal.
  • a combination of the photo-detector section 4, any one of the pre-amplifier sections of FIGS. 1, 2, 7, 8 and 9, and the offset cancelling amplifier circuit of this invention forms an optical receiver circuit for converting an optical signal into a bipolar voltage pulse signal with an offset reduced or cancelled therefrom.
  • the optical receiver circuit according to this invention may be implemented wholly by assembling individual components. However, the optical receiver circuit is fully effective if a part of the optical receiver circuit is integrated on an IC chip as an integrated circuit.
  • the offset cancelling amplifier circuit has the low-frequency cutoff 1/2 ⁇ CR which is not dependent upon the gain G of the amplifier 121 of the offset detector 12.
  • the offset cancelling amplifier circuit meets the demand for both the wide dynamic range and the low-frequency cutoff of a lowered frequency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Optical Communication System (AREA)

Abstract

In an optical receiver, an offset cancelling amplifier comprises a limiting amplifier for amplifying an input signal while preventing amplified amplitude from exceeding a predetermined level to provide an output signal, an offset detector for detecting an offset in the output signal to produce a detection signal representative of the offset amount detected, and an offset controller coupled in the input circuit of the limiting amplifier and the offset detector for controlling an input voltage of the limiting amplifier in response to the detection signal to reduce the offset in the output signal. In order to widen the dynamic range and lower the low-frequency cutoff of the offset cancelling amplifier, the offset detector comprises a Miller integrator.

Description

BACKGROUND OF THE INVENTION
This invention relates to an optical receiver circuit for use in optical communication, optical inter-connection, and the like and, in particular, to an offset cancelling amplifier used in the optical receiver circuit.
A conventional optical receiver circuit comprises a photodetector section responsive to an optical signal for converting the optical signal into a unipolar input current pulse signal and a polarity converter section for converting the unipolar input current pulse signal into a bipolar voltage pulse signal. In the prior art, the polarity converter section comprises a pre-amplifier or transimpedance amplifier and an offset cancelling amplifier circuit cascaded to the pre-amplifier and is integrated on a single chip. In this connection, the term "offset" involves both an internal offset occurring within the offset cancelling amplifier circuit and an external offset of an outside origin.
The optical receiver circuit with the offset cancelling amplifier circuit of the type described is disclosed, for example, in Japanese Patent Pre-examination Publication (A) No. 15909/1987 (Reference I).
The offset cancelling amplifier circuit shown in the Reference I comprises a limiting amplifier having an input circuit for amplifying an input signal incoming through the input circuit while preventing amplified amplitude from exceeding a predetermined level to provide an output signal, an offset detector for detecting an offset in the output signal to produce a detection signal representing an offset amount detected, and an offset controller coupled in the input circuit of the limiting amplifier and the offset detector for controlling an input voltage of the limiting amplifier in response to the detection signal to reduce or cancel the offset in the output signal.
The offset detector forms a feedback loop for feeding back the offset in the output signal to the input circuit. The offset detector comprises a CR integrator circuit including a capacitor and a resistor, and a feedback differential amplifier for acquiring a necessary and sufficient gain in a feedback loop.
In order that the offset cancelling amplifier circuit has a wide dynamic range, the offset in Its output signal must be reduced as much as possible. This is achieved by increasing the gain (C) of the feedback differential amplifier. While, a low-frequency cutoff or a lower side cutoff frequency of the offset detector is determined by G/2π CR, that is a product of the gain (G) of the feedback differential amplifier and a low-frequency cutoff (1/2π CR) of the CR integrator circuit. Thus, the low-frequency cutoff of the offset detector can not be lowered. As a result, the offset cancelling amplifier circuit cannot be obtained with the low-frequency cutoff of a lowered frequency as well as the wide dynamic range.
On the other hand, In order to lower the low-frequency cutoff G/2π CR with the gain G kept at a high level, it can be proposed to increase the capacitance C of the capacitor or the resistance R of the resistor. However, this would arise another disadvantage. When the capacitance C is increased, the capacitor occupies an increased area on the IC chip. Thus, the increase of the capacitance C is not adapted for making the offset cancelling amplifier in a form of an integrated circuit. On the other hand, the increased resistance R of the resistor causes an increased voltage drop thereby and adversely affects circuit operation.
SUMMARY OF THE INVENTION
It is an object of this invention to provide an offset cancelling amplifier circuit having both a relatively wide or increased dynamic range and a lowered low-frequency cutoff.
According to this invention, an offset cancelling amplifier circuit is obtained which comprises a limiting amplifier having an input circuit for amplifying an input signal incoming through the input circuit while preventing amplified amplitude from exceeding a predetermined level to provide an output signal, an offset detector comprising a Miller integrator for detecting an offset in the output signal to produce a detection signal representing an offset amount detected, and an offset controller coupled in the input circuit of the limiting amplifier and the offset detector for controlling an input voltage of the limiting amplifier in response to the detection signal to reduce the offset in the output signal for offset cancellation.
The offset cancelling amplifier circuit of this invention has a low-frequency cutoff 1/2π CR which is determined by a capacitance C and a resistance R of the Miller integrator but is not dependent upon a gain of the Miller integrator. Accordingly, the offset cancelling amplifier circuit has the capacitor and the resistor of relatively low capacitance C and resistance R, respectively, and is therefore adapted for an integrated circuit with a widened dynamic range and a lowered low-frequency cutoff.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 shows a known offset cancelling amplifier circuit;
FIG. 2 shows an offset cancelling amplifier circuit according to this invention;
FIG. 3 shows an example of unipolar voltage signals supplied to the offset cancelling amplifier circuit in FIG. 2;
FIG. 4 shows another example of the unipolar voltage signals supplied to the offset cancelling amplifier circuit in FIG. 2;
FIG. 5 shows an example of bipolar voltage signals produced by the offset cancelling amplifier circuit in FIG. 2;
FIG. 6 shows in detail a structure of an offset controller in the offset cancelling amplifier circuit in FIG. 2;
FIG. 7 shows a combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit;
FIG. 8 shows another combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit; and
FIG. 9 shows still another combination of a pre-amplifier section and a photodetector section which should be coupled with the offset cancelling amplifier circuit in FIG. 2 to form an optical receiver circuit.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Prior to description of an embodiment of this invention, a known offset cancelling amplifier circuit in an optical receiver disclosed in Reference I will at first be described with reference to the drawing.
Referring to FIG. 1, the known offset cancelling amplifier circuit comprises a limiting amplifier 11, an offset detector 12, and an offset controller 13.
Supplied with an input voltage signal through a pair of input terminals A and B, the limiting amplifier 11 amplifies the input voltage signal into an amplified voltage signal while preventing the amplified amplitude from exceeding a predetermined level to produce an output voltage signal at a pair of output terminals C and D.
The input voltage signal comprises a pair of unipolar voltage signals, a first one derived from a photo-detection signal detected at a photodetector and applied to one input terminal A, the second one applied to the other terminal B and being an opposite polarity voltage signal having a polarity opposite to a polarity of the first unipolar voltage signal. Generally, an optical signal received in the optical receiver is a pulse signal having an average duty ratio or an average mark-to-space ratio of 50%, and therefore, the first unipolar voltage signal also has an average duty ratio of 50%.
The second unipolar voltage signal is a reference signal which may be a constant voltage signal of the opposite polarity or a unipolar voltage pulse signal similar to the first unipolar voltage signal but with the opposite polarity.
The output signal comprises a pair of bipolar signals, a first one delivered at one output terminal C, the second one delivered at the other output terminal D and having a reversed polarity in comparison to the first bipolar voltage signal.
The offset detector 12 is responsive to the output voltage signal and detects an offset in the output voltage signal to produce an offset detection signal representative of the offset amount detected. The offset detector 12 comprises a first CR integrator 12a, a second CR integrator 12b, and a feedback differential amplifier 12c.
The offset detector 12 detects a first time average of the first bipolar voltage signal at terminal C and a second time average of the second bipolar voltage signal at terminal D and provides, as the offset detection signal, a detection voltage signal representative of the first and the second time averages. The first and the second time average signals are equal to each other when the output signal has no offset.
The offset controller 13 is connected to an input circuit of the limiting amplifier 11 and is responsive to the offset detection signal for controlling a voltage at an input side of the limiting amplifier 11 to reduce or cancel the offset in the output signal of the limiting amplifier 11. The offset controller 13 comprises a current source 13a, a pair of transistors 13b and 13c, and two pairs of resistors 13d-13g.
In the known offset cancelling amplifier circuit shown in FIG. 1, the offset in the output signal of the limiting amplifier 11 is detected by the offset detector 12 and is fed back to the input side of the limiting amplifier 11. This offset cancelling amplifier has a disadvantage that the low-frequency cutoff can not sufficiently be lowered if a gain (G) of the feedback differential amplifier 12c is increased so as to widen a dynamic range of the offset cancelling amplifier. This is because the low-frequency cutoff G/2π CR is dependent upon the gain G of the feedback differential amplifier 12c of the offset detector 12, as described in the preamble of the specification.
Now, the description will proceed to an offset cancelling amplifier circuit according to one embodiment of this invention with reference to FIGS. 2 through 6. Similar parts are designated by like reference numerals as those described in conjunction with the known circuit in FIG. 1.
Referring to FIG. 2, the offset cancelling amplifier circuit according to one embodiment of this invention is similar to the known circuit of FIG. 1 and comprises the limiting amplifier 11 comprising a differential amplifier, the offset detector 12, and the offset controller 13. However, the offset cancelling amplifier circuit of this invention is different from the known circuit in that the offset detector 12 comprises a Miller integrator.
The limiting amplifier 11 is an amplitude-limiting amplifier. Supplied with the input voltage signal, the limiting amplifier 11 amplifies the input voltage signal into an amplified voltage signal while preventing an amplified amplitude from exceeding a predetermined level. The limiting amplifier 11 is implemented by a known differential amplifier.
The limiting amplifier 11 can be implemented by a single-stage differential amplifier. However, in order to obtain a sufficient gain for a low-energy signal, the limiting amplifier 11 preferably comprises a plurality of stages of the similar differential amplifiers connected in cascade. This is because the limiting amplifier comprising such multi-stage differential amplifiers connected in cascade achieves a high gain. In this structure, any circuit constant such as a source voltage is selected so that the first-stage differential amplifier is not saturated upon supply of a high-energy signal. In this event, the second and the subsequent differential amplifiers are prevented from being saturated. When the source voltage is selected as described above, the limiting amplifier 11 produces the output signal having an amplitude limited below the predetermined level in a wide dynamic range between a minimum input amplitude and a maximum input amplitude.
In the similar manner as in the known circuit of FIG. 1, the limiting amplifier 11 amplifies the input voltage signal incoming through input terminals A and B and produces the output signal at the output terminals C and D. The output signal comprises a pair of the first and the second bipolar voltage signals at terminals C and D, respectively.
The offset detector 12 comprises the Miller integrator for comparing time averages of the first and second bipolar voltage signals at terminals C and D to obtain a differential time average and for amplifying the differential time average to produce an offset detection signal. The Miller integrator comprises an amplifier 121, first and second input resistors 122 and 123 having one ends connected to input terminals of the amplifier 121, first and second feedback capacitors 124 and 125 connected between the output and the input terminals of the amplifier 121 to form feedback loops corresponding to the first and the second input resistors 122 and 123, respectively. The first and the second input resistors 122 and 123 have a same resistance R. The first and the second feedback capacitors 124 and 125 have a same capacitance C.
The offset detector (Miller integrator) 12 has an amplification gain G owing to the amplifier 121. The offset detector (Miller integrator) 12 has a time constant determined by the resistance R of the first and the second resistors 122 and 123 and the capacitance C of the first and the second feedback capacitors 124 and 125. By the use of the Miller integrator as the offset detector 12, it is possible to obtain those values amplified by the amplification gain G and averaged by the time constant.
In the offset cancelling amplifier circuit according to this invention, since the offset detector 12 comprises the Miller integrator as described above, the low-frequency cutoff of the offset cancelling amplifier circuit is determined by the time constant of the Miller integrator to be equal to 1/2π CR and is not dependent upon the gain G of the amplifier 121. Thus, the offset cancelling amplifier circuit of this invention is capable of both keeping the low-frequency cutoff at a lowered frequency and the dynamic range wide.
It is assumed here that the input unipolar voltage signals have an average duty ratio equal to 50%. In this event, the time averages of the first and the second bipolar voltage signals at terminals C and D are equal to each other. It is therefore possible to detect presence or absence of the offset with reference to the offset detection signal representative of the difference between the time averages.
The offset controller 13 is supplied with the offset detection signal from the offset detector 12 and controls an input voltage potential of the input signal to be supplied to the limiting amplifier 11 so as to cancel the offset in the output signal. The offset controller 13 comprises a first subtractor 131 and a second subtractor 132. The first subtractor 131 subtracts the first time average signal from the first unipolar voltage signal applied to the input terminal A. On the other hand, the second subtractor 132 subtracts the second time average signal from the second unipolar voltage signal applied to the input terminal B. Thus, the input signal controlled by the offset controller 13 is applied to the limiting amplifier 11.
When the limiting amplifier 11 comprises the multi-stage differential amplifiers connected in cascade, the differential amplifiers of the second and the subsequent stages are successively connected to the output terminals C and D in FIG. 2. As far as the input voltage potentials of the first-stage differential amplifier are controlled to desired potentials, input voltage potentials of differential amplifiers of the second and the subsequent stages need not be controlled, as described in the foregoing.
Next referring to FIGS. 3 through 5 in addition to FIG. 2, an operation of the offset cancelling amplifier circuit of FIG. 2 according to this invention will be described.
As the input signal, a pair of unipolar voltage signals with opposite polarities or a pair of differential input signals having an external offset are supplied to the input terminals A and B, respectively, as illustrated in FIG. 3. Alternatively, a unipolar input signal can be supplied to the input terminal A but a constant voltage potential is maintained at the input terminal B, as illustrated in FIG. 4.
The input signal supplied to the input terminals A and B are sent through the offset controller 13 to the limiting amplifier 11. The limiting amplifier 11 amplifies the input signal at a predetermined amplification factor into amplified signals with an amplitude limited so as not to exceed a predetermined level. The operation of the limiting amplifier 11 will hereafter be referred to as a limiting amplification operation.
Referring to FIG. 5, the output signal after the limiting amplification operation is delivered to the output terminals C and D. As illustrated in FIG. 5, the output signal comprises a pair of bipolar voltage signals having reversed polarities to each other which are present at output terminals C and D, respectively.
When the output signal has an offset, the offset detector 12 produces an offset detection signal representative of a detected offset amount and supplies the offset detection signal to the offset controller 13.
In response to the offset detection signal, the offset controller 13 controls the input voltage signal, more specifically, the input voltage potentials of the pair of unipolar voltage signals supplied to the input terminals A and B so as to cancel the offset present in the output signal.
Supplied with the input signal controlled by the offset controller 13, the limiting amplifier 11 performs the limiting amplification operation and produces the output signal at the output terminals C and D. Thus, the offset in the output signal is reduced or cancelled.
Referring to FIG. 6, the offset cancelling amplifier according to another embodiment of this invention includes a specific example of the offset controller 13 comprises first and second controllable current sources 131 and 132, first and second transistors 133 and 134, and first and second resistors 135 and 136. The first and the second controllable current sources 131 and 132 are controlled by the offset detection signal, in detail, the first and the second time average signals of the offset detector 12, respectively. The first transistor 133 has a base connected to the input terminal A. The second transistor 134 has a base connected to the input terminal B. The first resistor 135 has one end connected to the first controllable current source 131 and the other end connected to an emitter of the first transistor 133. The second resistor 136 has one end connected to the second controllable current source 132 and the other end connected to an emitter of the second transistor 134.
The offset controller 13 has power supply terminals l , m, n and p.
A common connection point I1 between the first controllable current source 131 and the first resistor 135 and another common connection point I2 between the second controllable current source 132 and the second resistor 136 are connected to the limiting amplifier 11.
In the offset controller 13, the pair of first and second opposite polarity voltage signals at A and B are amplified and present at the connection points at I1 and I2, respectively. On the other hand, the first and the second controllable current sources 131 and 132 are controlled by the offset detection signal. As a result, the voltage potentials at connection points at I1 and I2 are controlled by the offset detection signal. Thus, the input signal is controlled by the the offset controller 13 in response to the offset detection signal and is applied to the limiting amplifier 11.
It will be understood that the offset controller 13 applicable to the offset cancelling amplifier circuit of this invention is not restricted to the offset controller illustrated in FIG. 6 and may have various structures. The offset controller 13 shown in FIG. 1 is also applicable to the offset cancelling amplifier of this invention.
Now, description will be made as regards a combination of a photo-detector section 14 and a pre-amplifier section 15, which should be connected to the offset cancelling amplifier circuit to form an optical receiver circuit.
Referring to FIG. 7, the photo-detector section 14 comprises a photo-detector element such as a photo-diode. The pre-amplifier section 15 comprises first and second pre-amplifiers 151 and 152. The first pre-amplifier 151 comprises a first amplifier 1511 and a first feedback resistor 1512. Likewise, the second pre-amplifier 152 comprises a second amplifier 1521 and a second feedback resistor 1522.
The photo-detector section 14 is connected to a power source (not shown) through a terminal a. The photo-detector section 14 is connected through a terminal b to the first pre-amplifier 151. The second pre-amplifier 152 is connected through a terminal c to a reference signal source (not shown) for producing a predetermined reference signal. The first pre-amplifier 151 is connected via a terminal d to the input terminal A of the offset cancelling amplifier circuit described before. The second pre-amplifier 152 Is connected via a terminal e to the input terminal B of the offset cancelling amplifier circuit.
Supplied with an optical signal, the photo-detector 14 converts the optical signal into an input current pulse signal to deliver the input current pulse signal to the terminal b. Supplied through the terminal b with the input current pulse signal, the first pre-amplifier 151 amplifies and converts the input current signal into a unipolar voltage signal which is applied to the input terminal A of the offset cancelling amplifier circuit of FIG. 2 through the terminal d. On the other hand, supplied through the terminal c with the predetermined reference signal, the second pre-amplifier 152 amplifies and converts the predetermined reference signal into a unipolar reference voltage signal which is applied to the input terminal B of the offset cancelling amplifier circuit of FIG. 2 through the the terminal e. Thus, by the use of such a combination of the photo-detector section 14 and the pre-amplifier section 15, the input terminals A and B of the offset cancelling amplifier circuit are supplied with the unipolar voltage signals as illustrated in FIG. 3 or FIG. 4. When the reference signal applied through terminal c is a pulse signal, the unipolar voltage signals are as shown in FIG. 3. When the reference signal is a constant voltage signal, the unipolar voltage signal is as shown in FIG. 4.
Referring to FIG. 8, another example of the pre-amplifier section 15 is shown together with the photo-detector section 14 connected thereto. The pre-amplifier section 15 of this example comprises a differential amplifier 15a and first and second feedback resistors 15b and 15c. In FIG. 8, those terminals connected in the similar manner as described in conjunction with FIG. 7 are designated by like reference symbols.
The pre-amplifier section 15 Illustrated in FIG. 8 carries out an operation basically similar to that of the pre-amplifier section 15 illustrated in FIG. 7. However, the pre-amplifier section 15 in FIG. 8 comprises a single one of the differential amplifier 15a which amplifies the input current pulse signal from the photo-detector section 14 to produce a pair of differential signals. The differential signals are applied to, as the first and the second unipolar voltage signals as shown in FIG. 3, the input terminals A and B of the offset cancelling amplifier circuit.
Referring to FIG. 9, another example of the pre-amplifier section 15 is shown together with the photo-detector section 14 connected thereto.
A pre-amplifier section 15 comprises first and second pre-amplifiers 151 and 152. The first pre-amplifier 151 comprises a first transistor Tr1 having an emitter and a collector which are connected to opposite terminals f and h of a power source (not shown) through a first and a second resistors R1a and R1b The transistor Tr1 has a base which is connected to a voltage source Sl illustrated as an electric cell. A connection point between the emitter of the transistor Tr1 and the first resistor R1a is connected to the photo-detector section 14 through an input terminal b Another connection point between the collector of the transistor Tr1 and the second resistor R1b is connected to an output terminal d which is connected to an input terminal A of the offset cancelling amplifier of FIG. 2.
The second pre-amplifier 152 has a similar structure and comprises a transistor Tr2 having an emitter and a collector which are connected to opposite terminals g and i of a power source (not shown) through first and second resistors R2a and R2b. The transistor Tr2 has a base which is connected to a voltage source S2 illustrated as an electric cell. A connection point between the emitter of the transistor Tr2 and the first resistor R2a is connected to the reference signal source (not shown) through an input terminal c. Another connection point between the collector of the transistor Tr2 and the second resistor R2b is connected to an output terminal e which is connected to an input terminal B of the offset cancelling amplifier of FIG. 2.
The pre-amplifier section 15 of this example carries out an operation basically similar to that of the pre-amplifier section 15 illustrated in FIG. 7. Accordingly, the input terminals A and B of the offset cancelling amplifier circuit are supplied with the unipolar voltage signals as illustrated in FIG. 3 or FIG. 4.
The photo-detector section illustrated in FIGS. 7 through 9 may have any other structure as far as an optical signal is converted into a current signal. Similarly, the pre-amplifier section is not restricted to those described in conjunction with FIGS. 7 through 9.
A combination of any one of the pre-amplifier sections shown in FIGS. 1, 2, 7, 8 and 9 and the offset cancelling amplifier circuit of this invention described above forms a polarity converter section for converting a unipolar input current pulse signal into a bipolar voltage pulse signal.
A combination of the photo-detector section 4, any one of the pre-amplifier sections of FIGS. 1, 2, 7, 8 and 9, and the offset cancelling amplifier circuit of this invention forms an optical receiver circuit for converting an optical signal into a bipolar voltage pulse signal with an offset reduced or cancelled therefrom.
The optical receiver circuit according to this invention may be implemented wholly by assembling individual components. However, the optical receiver circuit is fully effective if a part of the optical receiver circuit is integrated on an IC chip as an integrated circuit.
As described above, the offset cancelling amplifier circuit according to this invention has the low-frequency cutoff 1/2π CR which is not dependent upon the gain G of the amplifier 121 of the offset detector 12. Thus, the offset cancelling amplifier circuit meets the demand for both the wide dynamic range and the low-frequency cutoff of a lowered frequency.

Claims (14)

What is claimed is:
1. An offset cancelling amplifier circuit comprising;
a limiting amplifier having an input for amplifying an input signal incoming through said input while preventing amplified amplitude from exceeding a predetermined level to provide an output signal;
an offset detector comprising only one Miller integrator for detecting an offset in said output signal to produce a detection signal representative of the offset amount detected; and
an offset controller coupled between said input of said limiting amplifier and said detection signal of said offset detector for controlling said input of said limiting amplifier in response to said detection signal to reduce said offset in said output signal.
2. An offset cancelling amplifier circuit as claimed claim 1, wherein said limiting amplifier comprises at least one differential amplifier.
3. An offset cancelling amplifier circuit as claimed in claim 1, wherein said offset controller comprises a subtractor.
4. An offset cancelling amplifier circuit as claimed in claim 1, wherein said offset cancelling amplifier circuit is an integrated circuit formed on a single common chip.
5. An optical receiver circuit comprising:
a photodetector section responsive to an optical signal for converting the optical signal into an input current signal;
a pre-amplifier section comprising at least one pre-amplifier responsive to the input current signal for converting the input current signal into an input voltage signal;
a limiting amplifier having an input for amplifying the input voltage signal incoming through said input while preventing amplified amplitude from exceeding a predetermined level to provide an output signal;
an offset detector comprising only one Miller integrator for detecting an offset in said output signal to produce a detection signal representing an offset amount detected; and
an offset controller coupled between said input of said limiting amplifier and said detection signal of said offset detector for controlling said input of said limiting amplifier in response to said detection signal to reduce or cancel said offset in said output signal.
6. An optical receiver circuit as claimed in claim 5, wherein said limiting amplifier comprises at least one differential amplifier.
7. An optical receiver circuit as claimed in claim 5, wherein said offset controller comprises a subtractor.
8. A polarity converter circuit for converting a unipolar input current pulse signal into a bipolar input voltage pulse signal, comprising:
a pre-amplifier section including at least one pre-amplifier for converting the unipolar input current pulse signal into unipolar input voltage pulse signal;
a limiting amplifier having an input for amplifying the unipolar input voltage pulse signal incoming through said input while preventing amplified amplitude from exceeding a predetermined level to produce an output signal of a bipolar voltage pulse signal;
an offset detector comprising only one Miller integrator for detecting an offset in said output signal to produce a detection signal representative of the offset amount detected; and
an offset controller coupled between said input of said limiting amplifier and said detection signal of said offset detector for controlling said input of said limiting amplifier in response to said detection signal reduce said offset in said output signal.
9. A polarity converter circuit as claimed in claim 8, wherein said limiting amplifier comprises at least one differential amplifier.
10. A polarity converter circuit as claimed in claim 8, wherein said offset controller comprises a subtractor.
11. A polarity converter circuit as claimed in claim 8, wherein said polarity converter circuit is an integrated circuit formed on a single common chip.
12. An optical receiver circuit comprising:
a photodetector section responsive to an optical signal for converting the optical signal into a unipolar input current pulse signals;
a pre-amplifier section comprising at least one pre-amplifier for converting the unipolar input current pulse signal into a unipolar input voltage pulse signal;
a limiting amplifier having an input for amplifying the unipolar input voltage pulse signal incoming through said input while preventing amplified amplitude from exceeding a predetermined level to produce an output signal of a bipolar voltage pulse signal;
an offset detector comprising only one Miller integrator for detecting an offset in said output signal to produce a detection signal representative of the offset amount detected; and
an offset controller coupled between said input of said limiting amplifier and said detection signal of said offset detector for controlling said input of said limiting amplifier in response to said detection signal to reduce said offset in said output signal.
13. An optical receiver circuit as claimed in claim 12, wherein said limiting amplifier comprises at least one differential amplifier.
14. An optical receiver circuit as claimed in claim 12, wherein said offset controller comprises a subtractor.
US08/627,357 1995-04-07 1996-04-05 Offset cancelling amplifier circuit having Miller integrator as offset detector Expired - Lifetime US5798664A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7-082882 1995-04-07
JP7082882A JPH08279718A (en) 1995-04-07 1995-04-07 Offset eliminating amplifier circuit

Publications (1)

Publication Number Publication Date
US5798664A true US5798664A (en) 1998-08-25

Family

ID=13786654

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/627,357 Expired - Lifetime US5798664A (en) 1995-04-07 1996-04-05 Offset cancelling amplifier circuit having Miller integrator as offset detector

Country Status (3)

Country Link
US (1) US5798664A (en)
EP (1) EP0736968A3 (en)
JP (1) JPH08279718A (en)

Cited By (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5945853A (en) * 1997-04-24 1999-08-31 Sanyo Electric Co., Ltd. Current sensing circuit with automatic offset compensation
US5973547A (en) * 1997-06-27 1999-10-26 Sun Microsystems, Inc Self-biasing, offset-nulling power supply monitor circuit
US6002299A (en) * 1997-06-10 1999-12-14 Cirrus Logic, Inc. High-order multipath operational amplifier with dynamic offset reduction, controlled saturation current limiting, and current feedback for enhanced conditional stability
US6087897A (en) * 1999-05-06 2000-07-11 Burr-Brown Corporation Offset and non-linearity compensated amplifier and method
US6121831A (en) * 1999-05-12 2000-09-19 Level One Communications, Inc. Apparatus and method for removing offset in a gain circuit
US6121818A (en) * 1996-11-18 2000-09-19 Electronics And Telecommunications Research Institute Mixer using replica voltage-current converter
US6140872A (en) * 1999-10-28 2000-10-31 Burr-Brown Corporation Offset-compensated amplifier input stage and method
US6218901B1 (en) * 1999-10-12 2001-04-17 International Business Machines Corporation High speed differential output driver with increased voltage swing and predrive common mode adjustment
US6236254B1 (en) * 1999-07-16 2001-05-22 Texas Instruments Incorporated Low voltage amplification circuit with bias compensation
US6288604B1 (en) * 1998-02-03 2001-09-11 Broadcom Corporation CMOS amplifier providing automatic offset cancellation
US6307430B1 (en) 2000-10-02 2001-10-23 Cirrus Logic, Inc. Noise reduction technique in chopper stabilized amplifier
US6313685B1 (en) * 1999-05-24 2001-11-06 Level One Communications, Inc. Offset cancelled integrator
US6433608B1 (en) * 2001-01-02 2002-08-13 Realtek Semi-Conductor Co., Ltd. Device and method for correcting the baseline wandering of transmitting signals
US6462600B2 (en) * 1999-05-25 2002-10-08 Stmicroelectronics, Inc. Read-head preamplifier having internal offset compensation
US6466091B1 (en) 2000-10-02 2002-10-15 Cirrus Logic, Inc. High order multi-path operational amplifier with reduced input referred offset
US6515540B1 (en) 2001-12-10 2003-02-04 Cirrus Logic, Inc. High order multi-path operational amplifier with output saturation recovery
US6549054B2 (en) * 2001-02-01 2003-04-15 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US6552593B2 (en) * 2001-05-25 2003-04-22 Infineon Technologies A.G. Active auto zero circuit for programmable time continuous open loop amplifiers
US6630864B2 (en) * 2000-10-10 2003-10-07 International Business Machines Corporation Linear variable gain amplifiers
US6683484B1 (en) * 2002-12-19 2004-01-27 Lsi Logic Corporation Combined differential and single-ended input buffer
US20040155705A1 (en) * 2003-02-06 2004-08-12 Jiang Jian Hong Continuous low-frequency error cancellation in a high-speed differential amplifier
US20040217780A1 (en) * 2002-01-07 2004-11-04 Fujitsu Limited DC component cancellation circuit
US20040251947A1 (en) * 2003-06-13 2004-12-16 Industrial Technology Research Institute Gain amplifier with DC offset cancellation circuit
US20050062535A1 (en) * 2003-09-24 2005-03-24 Barnett Raymond Elijah Impedance matched low noise amplifier
US20050110550A1 (en) * 2003-11-24 2005-05-26 Qian Shi DC offset cancellation in a direct-conversion receiver
US6917233B1 (en) 2002-09-11 2005-07-12 Koninklijke Philips Electronics N.V. Limiting amplifier and method for amplifying an input signal
US20060050571A1 (en) * 2004-09-07 2006-03-09 Jin-Hyun Kim Transmitter of a semiconductor device
US20070013440A1 (en) * 2005-07-12 2007-01-18 Agere Systems Inc. Analog amplifier having dc offset cancellation circuit and method of offset cancellation for analog amplifiers
US7227409B2 (en) 2004-11-25 2007-06-05 Sunplus Technology Co., Ltd. Apparatus for removing DC offset and amplifying signal with variable gain simultaneously
EP1820270A2 (en) * 2004-12-07 2007-08-22 World Energy Labs (2), Inc. Amplifier system with current-mode servo feedback
US7298173B1 (en) 2004-10-26 2007-11-20 Marvell International Ltd. Slew rate control circuit for small computer system interface (SCSI) differential driver
US20080084236A1 (en) * 2006-10-04 2008-04-10 Mediatek Inc. Servo loop circuit for continuous time dc offset cancellation
US20080157846A1 (en) * 2007-01-03 2008-07-03 Ren-Chieh Liu Dc offset calibration apparatus and method
US20080157847A1 (en) * 2007-01-03 2008-07-03 Ren-Chieh Liu Dc offset calibration apparatus and method for differential signals
US20090079502A1 (en) * 2007-09-13 2009-03-26 Keiji Tanaka Differential circuit providing a function to cancel input offset voltage
US20090261907A1 (en) * 2008-04-22 2009-10-22 Analog Devices, Inc. Integrated circuit having on die structure providing capacitance in amplifier feedback path
US7649483B1 (en) 2000-05-23 2010-01-19 Marvell International Ltd. Communication driver
US7729429B1 (en) 2000-05-23 2010-06-01 Marvell International Ltd. Active replica transformer hybrid
US7737788B1 (en) 2005-08-09 2010-06-15 Marvell International Ltd. Cascode gain boosting system and method for a transmitter
US7761076B1 (en) 2000-07-31 2010-07-20 Marvell International Ltd. Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same
US20100190463A1 (en) * 2009-01-29 2010-07-29 Infineon Technologies Ag Frequency divider with an ac-coupling element on its feedback path
US20100254711A1 (en) * 2009-04-03 2010-10-07 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Method and apparatus for performing direct current (dc) offset cancellation in an optical communications device
US20100254717A1 (en) * 2009-04-06 2010-10-07 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Apparatus and method for controlling the optical output power of a laser in an optical transmitter (tx)
USRE41831E1 (en) 2000-05-23 2010-10-19 Marvell International Ltd. Class B driver
US8045946B2 (en) 2000-07-31 2011-10-25 Marvell International Ltd. Active resistive summer for a transformer hybrid
US8050645B1 (en) 2000-07-31 2011-11-01 Marvell International Ltd. Active resistive summer for a transformer hybrid
US8183921B1 (en) * 2010-11-24 2012-05-22 Altera Corporation Offset cancellation for continuous-time circuits
US20130082776A1 (en) * 2011-09-30 2013-04-04 Sumitomo Electric Industries, Ltd. Amplifier for receiving optical signals complementary to each other
US20130257536A1 (en) * 2012-03-28 2013-10-03 Texas Instruments Incorporated Offset reduction for analog front-ends
US20130278293A1 (en) * 2012-03-14 2013-10-24 Honeywell International Inc. Systems and methods for compensating the input offset voltage of a comparator
US8786478B1 (en) * 2013-01-30 2014-07-22 Nvidia Corporation Circuit for implementing a continuous-time deglitching technique for digital analog converters
US20150117863A1 (en) * 2013-10-31 2015-04-30 Fujitsu Optical Components Limited Optical receiving device and transmission device
US20150188525A1 (en) * 2013-12-27 2015-07-02 Rdc Semiconductor Co., Ltd. Dc offset cancellation circuit
US20150303903A1 (en) * 2014-04-17 2015-10-22 Stmicroelectronics, Inc. Automatic gain and offset compensation for an electronic circuit
US20160105196A1 (en) * 2014-10-13 2016-04-14 Nxp B.V. Direct sigma-delta receiver
CN102480271B (en) * 2010-11-24 2016-12-14 阿尔特拉公司 Be configured with offset cancellation loop continuous time circuit and skew eliminate method
US20170277212A1 (en) * 2016-03-24 2017-09-28 Dialog Semiconductor (Uk) Limited Circuit and Method for Reducing Analog Buck Current Control Loop Sensitivity to Supply Path Resistance
US10790791B2 (en) 2018-11-08 2020-09-29 Stmicroelectronics Asia Pacific Pte Ltd Auto zero offset current mitigation at an integrator input
CN114600369A (en) * 2019-05-31 2022-06-07 Macom技术解决方案控股公司 DC-coupled amplifier with predriver and bias control
EP3779476B1 (en) * 2018-05-08 2022-06-15 Nf Holdings Corporation Capacitance measuring circuit, and capacitance displacement meter

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10126351A (en) * 1996-10-18 1998-05-15 Nec Corp Light-receiving circuit
JP4072232B2 (en) * 1997-03-13 2008-04-09 株式会社日立製作所 Optical receiver circuit
CN1159847C (en) * 1998-12-16 2004-07-28 松下电器产业株式会社 Comparing unit with biasing and comparison circuit
JP3625169B2 (en) * 2000-01-27 2005-03-02 シャープ株式会社 Digital switching amplifier
JP4544683B2 (en) * 2000-02-29 2010-09-15 富士フイルム株式会社 Physical random number generator
JP4321959B2 (en) * 2000-10-17 2009-08-26 Ｏｋｉセミコンダクタ株式会社 Signal compensation circuit and demodulation circuit
JP4567177B2 (en) * 2000-11-30 2010-10-20 ルネサスエレクトロニクス株式会社 Wideband preamplifier
JP2003168933A (en) * 2001-11-30 2003-06-13 Nef:Kk Photoreceiving circuit
US6882218B2 (en) * 2002-08-26 2005-04-19 Broadcom Corporation Transimpedance amplifier and offset correction mechanism and method for lowering noise
EP1935091B1 (en) * 2005-10-07 2013-02-13 Imec Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
US8150272B2 (en) 2005-10-07 2012-04-03 Imec Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
JP2009239330A (en) * 2008-03-25 2009-10-15 Nippon Telegr & Teleph Corp <Ntt> Amplitude limit amplifier circuit
JP4643728B2 (en) * 2009-05-26 2011-03-02 徹 川名 Operational amplifier
US8058929B1 (en) * 2010-05-10 2011-11-15 Fujitsu Limited Maintaining loop linearity in presence of threshold adjustment
JP2011109721A (en) * 2011-03-03 2011-06-02 Nippon Telegr & Teleph Corp <Ntt> Amplitude limit amplifier circuit
JP6811899B2 (en) * 2018-07-05 2021-01-13 三菱電機株式会社 Limiting amplifier circuit
IT201900001913A1 (en) * 2019-02-11 2020-08-11 St Microelectronics Srl INTERFACE CIRCUIT AND CORRESPONDING PROCEDURE

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634770A (en) * 1969-01-25 1972-01-11 Bodenseewerk Perkin Elmer Co Circuit arrangement responding to a sgnal peak
US4119960A (en) * 1977-02-11 1978-10-10 Siliconix Incorporated Method and apparatus for sampling and holding an analog input voltage which eliminates offset voltage error
US4156854A (en) * 1978-05-26 1979-05-29 Bell Telephone Laboratories, Incorporated Differential amplifier balancing system
GB2122831A (en) * 1982-06-28 1984-01-18 Sony Corp Voltage to current converting amplifiers
US4502017A (en) * 1982-10-19 1985-02-26 U.S. Philips Corporation Operational amplifier having frequency compensation
US4578646A (en) * 1984-02-08 1986-03-25 Hitachi, Ltd Integral-type small signal input circuit
JPS6215909A (en) * 1985-07-15 1987-01-24 Hitachi Ltd Optical reception circuit
US4720723A (en) * 1983-06-24 1988-01-19 Canon Kabushiki Kaisha Distance measuring device
US5485121A (en) * 1993-06-21 1996-01-16 U.S. Philips Corporation Amplifier arrangement with multipath miller zero cancellation

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56115012A (en) * 1980-02-18 1981-09-10 Hitachi Denshi Ltd Feedback circuit for integrated circuit
JPS5938680A (en) * 1982-08-27 1984-03-02 Sanyo Electric Co Ltd Global timepiece
JPH02134005A (en) * 1988-11-15 1990-05-23 Meidensha Corp Dc amplifier
JPH03293806A (en) * 1990-04-11 1991-12-25 Fujitsu Ltd Output offset compensating circuit

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634770A (en) * 1969-01-25 1972-01-11 Bodenseewerk Perkin Elmer Co Circuit arrangement responding to a sgnal peak
US4119960A (en) * 1977-02-11 1978-10-10 Siliconix Incorporated Method and apparatus for sampling and holding an analog input voltage which eliminates offset voltage error
US4156854A (en) * 1978-05-26 1979-05-29 Bell Telephone Laboratories, Incorporated Differential amplifier balancing system
GB2122831A (en) * 1982-06-28 1984-01-18 Sony Corp Voltage to current converting amplifiers
US4502017A (en) * 1982-10-19 1985-02-26 U.S. Philips Corporation Operational amplifier having frequency compensation
US4720723A (en) * 1983-06-24 1988-01-19 Canon Kabushiki Kaisha Distance measuring device
US4578646A (en) * 1984-02-08 1986-03-25 Hitachi, Ltd Integral-type small signal input circuit
JPS6215909A (en) * 1985-07-15 1987-01-24 Hitachi Ltd Optical reception circuit
US5485121A (en) * 1993-06-21 1996-01-16 U.S. Philips Corporation Amplifier arrangement with multipath miller zero cancellation

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
Chirlian, "Analysis and Design of Integrated Electronic Circuits", The integrator, pp. 640-642, 1981.
Chirlian, Analysis and Design of Integrated Electronic Circuits , The integrator, pp. 640 642, 1981. *
J.P. Moree et al., "A bipolar integrated continuous-time filter with optimized dynamic range", pp. 954-961, IEEE Journal of Solid-State Circuits, vol. 28, No. 9, Sep. 1, 1993.
J.P. Moree et al., A bipolar integrated continuous time filter with optimized dynamic range , pp. 954 961, IEEE Journal of Solid State Circuits, vol. 28, No. 9, Sep. 1, 1993. *
S.C. Thorp et al., "A high performance, highly integrated, 650 MBit/s Light to Logic PIN GaAS IC Optical receiver", pp. 336-339, Chalmers University of Technology, Sep. 10, 1989. Proceedings of the European Conference on Optical Communication.
S.C. Thorp et al., A high performance, highly integrated, 650 MBit/s Light to Logic PIN GaAS IC Optical receiver , pp. 336 339, Chalmers University of Technology, Sep. 10, 1989. Proceedings of the European Conference on Optical Communication. *
V. Dufossez et al., "A low noise one chip playback record head amplifier for VCR", pp. 28-29, IEEE 1988 International Conference on Consumer Electronics, Jun. 8-10, 1988.
V. Dufossez et al., A low noise one chip playback record head amplifier for VCR , pp. 28 29, IEEE 1988 International Conference on Consumer Electronics, Jun. 8 10, 1988. *

Cited By (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6121818A (en) * 1996-11-18 2000-09-19 Electronics And Telecommunications Research Institute Mixer using replica voltage-current converter
US5945853A (en) * 1997-04-24 1999-08-31 Sanyo Electric Co., Ltd. Current sensing circuit with automatic offset compensation
US6002299A (en) * 1997-06-10 1999-12-14 Cirrus Logic, Inc. High-order multipath operational amplifier with dynamic offset reduction, controlled saturation current limiting, and current feedback for enhanced conditional stability
US5973547A (en) * 1997-06-27 1999-10-26 Sun Microsystems, Inc Self-biasing, offset-nulling power supply monitor circuit
US6288604B1 (en) * 1998-02-03 2001-09-11 Broadcom Corporation CMOS amplifier providing automatic offset cancellation
US6087897A (en) * 1999-05-06 2000-07-11 Burr-Brown Corporation Offset and non-linearity compensated amplifier and method
US6121831A (en) * 1999-05-12 2000-09-19 Level One Communications, Inc. Apparatus and method for removing offset in a gain circuit
US6313685B1 (en) * 1999-05-24 2001-11-06 Level One Communications, Inc. Offset cancelled integrator
US6462600B2 (en) * 1999-05-25 2002-10-08 Stmicroelectronics, Inc. Read-head preamplifier having internal offset compensation
US6236254B1 (en) * 1999-07-16 2001-05-22 Texas Instruments Incorporated Low voltage amplification circuit with bias compensation
US6218901B1 (en) * 1999-10-12 2001-04-17 International Business Machines Corporation High speed differential output driver with increased voltage swing and predrive common mode adjustment
US6140872A (en) * 1999-10-28 2000-10-31 Burr-Brown Corporation Offset-compensated amplifier input stage and method
US8009073B2 (en) 2000-05-23 2011-08-30 Marvell International Ltd. Method and apparatus for generating an analog signal having a pre-determined pattern
USRE41831E1 (en) 2000-05-23 2010-10-19 Marvell International Ltd. Class B driver
US7804904B1 (en) 2000-05-23 2010-09-28 Marvell International Ltd. Active replica transformer hybrid
US7649483B1 (en) 2000-05-23 2010-01-19 Marvell International Ltd. Communication driver
US7729429B1 (en) 2000-05-23 2010-06-01 Marvell International Ltd. Active replica transformer hybrid
US7761076B1 (en) 2000-07-31 2010-07-20 Marvell International Ltd. Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same
US8880017B1 (en) 2000-07-31 2014-11-04 Marvell International Ltd. Active resistive summer for a transformer hybrid
US8045946B2 (en) 2000-07-31 2011-10-25 Marvell International Ltd. Active resistive summer for a transformer hybrid
US8050645B1 (en) 2000-07-31 2011-11-01 Marvell International Ltd. Active resistive summer for a transformer hybrid
US8503961B1 (en) 2000-07-31 2013-08-06 Marvell International Ltd. Active resistive summer for a transformer hybrid
US6466091B1 (en) 2000-10-02 2002-10-15 Cirrus Logic, Inc. High order multi-path operational amplifier with reduced input referred offset
US6307430B1 (en) 2000-10-02 2001-10-23 Cirrus Logic, Inc. Noise reduction technique in chopper stabilized amplifier
US6630864B2 (en) * 2000-10-10 2003-10-07 International Business Machines Corporation Linear variable gain amplifiers
US6433608B1 (en) * 2001-01-02 2002-08-13 Realtek Semi-Conductor Co., Ltd. Device and method for correcting the baseline wandering of transmitting signals
US7279951B2 (en) 2001-02-01 2007-10-09 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US6549054B2 (en) * 2001-02-01 2003-04-15 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US6933762B2 (en) 2001-02-01 2005-08-23 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US20050258885A1 (en) * 2001-02-01 2005-11-24 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US20040056181A1 (en) * 2001-02-01 2004-03-25 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
US7098716B2 (en) 2001-02-01 2006-08-29 Fujitsu Limited DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit
CN1306701C (en) * 2001-02-01 2007-03-21 富士通株式会社 DC offset cancellation circuit, differential amplification circuit, photo-electric pulse conversion circuit
US6583660B2 (en) * 2001-05-25 2003-06-24 Infineon Technologies Ag Active auto zero circuit for time continuous open loop amplifiers
US6552593B2 (en) * 2001-05-25 2003-04-22 Infineon Technologies A.G. Active auto zero circuit for programmable time continuous open loop amplifiers
US6515540B1 (en) 2001-12-10 2003-02-04 Cirrus Logic, Inc. High order multi-path operational amplifier with output saturation recovery
US20040217780A1 (en) * 2002-01-07 2004-11-04 Fujitsu Limited DC component cancellation circuit
US6917233B1 (en) 2002-09-11 2005-07-12 Koninklijke Philips Electronics N.V. Limiting amplifier and method for amplifying an input signal
US6683484B1 (en) * 2002-12-19 2004-01-27 Lsi Logic Corporation Combined differential and single-ended input buffer
US20040155705A1 (en) * 2003-02-06 2004-08-12 Jiang Jian Hong Continuous low-frequency error cancellation in a high-speed differential amplifier
US6831510B2 (en) * 2003-02-06 2004-12-14 Fujitsu Limited Continuous low-frequency error cancellation in a high-speed differential amplifier
US20040251947A1 (en) * 2003-06-13 2004-12-16 Industrial Technology Research Institute Gain amplifier with DC offset cancellation circuit
US6903593B2 (en) * 2003-06-13 2005-06-07 Industrial Technology Research Institute Gain amplifier with DC offset cancellation circuit
US6946909B2 (en) * 2003-09-24 2005-09-20 Texas Instruments Incorporated Impedance matched low noise amplifier
US20050062535A1 (en) * 2003-09-24 2005-03-24 Barnett Raymond Elijah Impedance matched low noise amplifier
US20050110550A1 (en) * 2003-11-24 2005-05-26 Qian Shi DC offset cancellation in a direct-conversion receiver
US20060050571A1 (en) * 2004-09-07 2006-03-09 Jin-Hyun Kim Transmitter of a semiconductor device
US7301371B2 (en) * 2004-09-07 2007-11-27 Samsung Electronics Co., Ltd. Transmitter of a semiconductor device
US7579873B1 (en) 2004-10-26 2009-08-25 Marvell International Ltd. Slew rate control circuit for small computer system interface (SCSI) differential driver
US7298173B1 (en) 2004-10-26 2007-11-20 Marvell International Ltd. Slew rate control circuit for small computer system interface (SCSI) differential driver
US7719314B1 (en) 2004-10-26 2010-05-18 Marvell International Ltd. Slew rate control circuit for small computer system interface (SCSI) differential driver
US7227409B2 (en) 2004-11-25 2007-06-05 Sunplus Technology Co., Ltd. Apparatus for removing DC offset and amplifying signal with variable gain simultaneously
EP1820270A4 (en) * 2004-12-07 2009-09-30 World Energy Labs 2 Inc Amplifier system with current-mode servo feedback
EP1820270A2 (en) * 2004-12-07 2007-08-22 World Energy Labs (2), Inc. Amplifier system with current-mode servo feedback
US7532065B2 (en) * 2005-07-12 2009-05-12 Agere Systems Inc. Analog amplifier having DC offset cancellation circuit and method of offset cancellation for analog amplifiers
US7755421B2 (en) 2005-07-12 2010-07-13 Agere Systems Inc. Analog amplifier having DC offset cancellation circuit and method of offset cancellation for analog amplifiers
US20090212856A1 (en) * 2005-07-12 2009-08-27 Agere Systems Inc. Analog amplifier having dc offset cancellation circuit and method of offset cancellation for analog amplifiers
US20070013440A1 (en) * 2005-07-12 2007-01-18 Agere Systems Inc. Analog amplifier having dc offset cancellation circuit and method of offset cancellation for analog amplifiers
US7737788B1 (en) 2005-08-09 2010-06-15 Marvell International Ltd. Cascode gain boosting system and method for a transmitter
US20080084236A1 (en) * 2006-10-04 2008-04-10 Mediatek Inc. Servo loop circuit for continuous time dc offset cancellation
US20080157847A1 (en) * 2007-01-03 2008-07-03 Ren-Chieh Liu Dc offset calibration apparatus and method for differential signals
US20080157846A1 (en) * 2007-01-03 2008-07-03 Ren-Chieh Liu Dc offset calibration apparatus and method
US7777546B2 (en) * 2007-01-03 2010-08-17 Realtek Semiconductor Corp. DC offset calibration apparatus and method for differential signals
US20090079502A1 (en) * 2007-09-13 2009-03-26 Keiji Tanaka Differential circuit providing a function to cancel input offset voltage
US7782137B2 (en) * 2007-09-13 2010-08-24 Sumitomo Electric Industries, Ltd. Differential circuit providing a function to cancel input offset voltage
US7760017B2 (en) * 2008-04-22 2010-07-20 Analog Devices, Inc. Integrated circuit having on die structure providing capacitance in amplifier feedback path
US20090261907A1 (en) * 2008-04-22 2009-10-22 Analog Devices, Inc. Integrated circuit having on die structure providing capacitance in amplifier feedback path
US20100190463A1 (en) * 2009-01-29 2010-07-29 Infineon Technologies Ag Frequency divider with an ac-coupling element on its feedback path
US20100254711A1 (en) * 2009-04-03 2010-10-07 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Method and apparatus for performing direct current (dc) offset cancellation in an optical communications device
US20100254717A1 (en) * 2009-04-06 2010-10-07 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Apparatus and method for controlling the optical output power of a laser in an optical transmitter (tx)
US8086111B2 (en) 2009-04-06 2011-12-27 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Apparatus and method for controlling the optical output power of a laser in an optical transmitter (TX)
US8183921B1 (en) * 2010-11-24 2012-05-22 Altera Corporation Offset cancellation for continuous-time circuits
CN102480271A (en) * 2010-11-24 2012-05-30 阿尔特拉公司 Offset cancellation for continuous-time circuits
CN102480271B (en) * 2010-11-24 2016-12-14 阿尔特拉公司 Be configured with offset cancellation loop continuous time circuit and skew eliminate method
US20120126896A1 (en) * 2010-11-24 2012-05-24 Sriram Narayan Offset cancellation for continuous-time circuits
US20130082776A1 (en) * 2011-09-30 2013-04-04 Sumitomo Electric Industries, Ltd. Amplifier for receiving optical signals complementary to each other
US8872585B2 (en) * 2011-09-30 2014-10-28 Sumitomo Electric Industries, Ltd. Amplifier for receiving optical signals complementary to each other
US20130278293A1 (en) * 2012-03-14 2013-10-24 Honeywell International Inc. Systems and methods for compensating the input offset voltage of a comparator
US8736312B2 (en) * 2012-03-14 2014-05-27 Honeywell International Inc. Systems and methods for compensating the input offset voltage of a comparator
US8975963B2 (en) * 2012-03-28 2015-03-10 Texas Instruments Incorporated Offset reduction for analog front-ends
US20130257536A1 (en) * 2012-03-28 2013-10-03 Texas Instruments Incorporated Offset reduction for analog front-ends
US8786478B1 (en) * 2013-01-30 2014-07-22 Nvidia Corporation Circuit for implementing a continuous-time deglitching technique for digital analog converters
US20150117863A1 (en) * 2013-10-31 2015-04-30 Fujitsu Optical Components Limited Optical receiving device and transmission device
US9716556B2 (en) * 2013-10-31 2017-07-25 Fujitsu Optical Components Limited Optical receiving device and transmission device
US9438214B2 (en) * 2013-12-27 2016-09-06 Rdc Semiconductor Co., Ltd. DC offset cancellation circuit
US20150188525A1 (en) * 2013-12-27 2015-07-02 Rdc Semiconductor Co., Ltd. Dc offset cancellation circuit
US20150303903A1 (en) * 2014-04-17 2015-10-22 Stmicroelectronics, Inc. Automatic gain and offset compensation for an electronic circuit
US9432004B2 (en) * 2014-04-17 2016-08-30 Stmicroelectronics, Inc. Automatic gain and offset compensation for an electronic circuit
US9496889B2 (en) * 2014-10-13 2016-11-15 Nxp B.V. Direct sigma-delta receiver
US20160105196A1 (en) * 2014-10-13 2016-04-14 Nxp B.V. Direct sigma-delta receiver
US20170277212A1 (en) * 2016-03-24 2017-09-28 Dialog Semiconductor (Uk) Limited Circuit and Method for Reducing Analog Buck Current Control Loop Sensitivity to Supply Path Resistance
US10056838B2 (en) * 2016-03-24 2018-08-21 Dialog Semiconductor (Uk) Limited Circuit and method for reducing analog buck current control loop sensitivity to supply path resistance
EP3779476B1 (en) * 2018-05-08 2022-06-15 Nf Holdings Corporation Capacitance measuring circuit, and capacitance displacement meter
US11428548B2 (en) 2018-05-08 2022-08-30 Nf Holdings Corporation Capacitance measuring circuit and electrostatic capacitive displacement meter
US10790791B2 (en) 2018-11-08 2020-09-29 Stmicroelectronics Asia Pacific Pte Ltd Auto zero offset current mitigation at an integrator input
CN114600369A (en) * 2019-05-31 2022-06-07 Macom技术解决方案控股公司 DC-coupled amplifier with predriver and bias control
US11515841B2 (en) * 2019-05-31 2022-11-29 Macom Technology Solutions Holdings, Inc. DC coupled amplifier having pre-driver and bias control
US12113483B2 (en) 2019-05-31 2024-10-08 Macom Technologies Solutions Holdings, Inc. DC coupled amplifier having pre-driver and bias control

Also Published As

Publication number Publication date
JPH08279718A (en) 1996-10-22
EP0736968A2 (en) 1996-10-09
EP0736968A3 (en) 1997-10-01

Similar Documents

Publication Publication Date Title
US5798664A (en) Offset cancelling amplifier circuit having Miller integrator as offset detector
JP2503837B2 (en) Digital optical receiver circuit and preamplifier circuit in digital optical receiver circuit
US6587004B2 (en) Signal amplifier and optical signal receiver using the same
US7015750B2 (en) Method for lowering noise and providing offset correction in a transimpedance amplifier
US6359517B1 (en) Photodiode transimpedance circuit
JPH06310937A (en) Automatic offset control circuit for digital receiver
JP3967065B2 (en) Amplifier circuit
JP3475877B2 (en) Preamplifier circuit
EP0964539A3 (en) Receiver capable of outputting a high quality signal without regard to an input signal level
US7123098B2 (en) Transimpedance amplifier with differential peak detector
US8027594B2 (en) Receiving apparatus and electronic device using the same
JP2003168933A (en) Photoreceiving circuit
JP3551642B2 (en) Amplifier circuit
JPH04336707A (en) Circuit for dc control of compressor
JPH0282804A (en) Preamplifier for optical reception
US5661754A (en) Receiver arrangement
JP3992338B2 (en) Proximity detector
JP3927336B2 (en) Preamplifier circuit
US7046092B2 (en) Amplifier circuit having signal detection function
JP4060597B2 (en) Pulse width detection circuit and reception circuit
JPH10294622A (en) Reception circuit
JPH10209825A (en) Threshold value control circuit
JPH01191506A (en) Optical reception amplifier
JP2531922B2 (en) Unipolar code / bipolar code conversion circuit
JP2000312182A (en) Optical receiver

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAGAHORI, TAKESHI;HATAKEYAMA, ICHIRO;ARAKI, SOICHIRO;AND OTHERS;REEL/FRAME:008028/0590

Effective date: 19960517

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12