US4929945A - Semiconductor memory device having a small number of signal lines - Google Patents

Semiconductor memory device having a small number of signal lines Download PDF

Info

Publication number
US4929945A
US4929945A US07/171,104 US17110488A US4929945A US 4929945 A US4929945 A US 4929945A US 17110488 A US17110488 A US 17110488A US 4929945 A US4929945 A US 4929945A
Authority
US
United States
Prior art keywords
digital
analog
signal
semiconductor device
mos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/171,104
Other languages
English (en)
Inventor
Natsuki Kushiyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KUSHIYAMA, NATSUKI
Application granted granted Critical
Publication of US4929945A publication Critical patent/US4929945A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/16—Storage of analogue signals in digital stores using an arrangement comprising analogue/digital [A/D] converters, digital memories and digital/analogue [D/A] converters 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Definitions

  • This invention relates to a semiconductor device, and, more particularly, to the reducing the area of a semiconductor chip that is occupied by wiring.
  • FIG. 1 shows a block diagram of a row address designation section of a prior art dynamic random access memory (DRAM).
  • DRAM dynamic random access memory
  • n row address signals A0 to An-1 are respectively input to n address pads 11.
  • N address pads 11 are respectively connected to n row address buffers 12.
  • Address buffers 12 respectively receive the row address signals input to associated address pads 11, and each generate two complementary address signals, i.e., an address signal at the same logic level as that of the input row address signal, and an address signal opposite in level to that of the input row address signal. In other words, buffers 12 each generate two address signals, one at a positive logic level, and the other at a negative logic level. These address signals are input to row decoder 14 via row address signal lines 13.
  • Row address decoder 14 decodes the address signals, and from among a plurality of word lines 15 of memory cell array 16 which are connected to the output terminals of row decoder 14, selects and energizes the one of these word lines which has been designated by the decoded address signal.
  • FIG. 2 shows a circuit configuration illustrating a row address buffer of a typical conventional DRAM.
  • the row address buffer includes P channel enhancement type MOS (metal oxide semiconductor) transistors Q1 to Q4 and N channel enhancement type MOS transistors Q5 to Q12.
  • the main portion of the row address buffer includes a flip-flop circuit, which is made up of P channel MOS transistors Q1 to Q4 and N channel transistors Q5 to Q10.
  • the source of P channel MOS transistor Q1 is connected to a power potential of 5 V, and its drain is connected to the drain of N channel MOS transistor Q5.
  • the source of N channel MOS transistor Q5 is supplied with clock pulse ⁇ 3 (FIG. 3) via a control signal line.
  • the source of P channel MOS transistor Q2 is also connected to the power potential of 5 V, and its drain is connected to the drain of N channel MOS transistor Q6.
  • the source of N channel MOS metal oxide semiconductor
  • transistor Q6 is also supplied with clock pulse ⁇ 3.
  • the connection point of the drains of P channel MOS transistor Q1 and N channel MOS transistor Q5 is itself connected to the gate of P channel MOS transistor Q2, and also to the gate of N channel MOS transistor Q6.
  • the connection point of the drains of P channel MOS transistor Q2 and N channel MOS transistor Q6 is connected to the gate of P channel MOS transistor Q1, and also to the gate of N channel MOS transistor Q5.
  • P channel MOS transistor Q3 and N channel MOS transistors Q7 and Q9 are connected in series between the power potential of 5 V and the ground potential.
  • P channel MOS transistor Q4 and N channel MOS transistors Q8 and Q10 are similarly connected in series between these same potentials.
  • the gate of N channel MOS transistor Q7 is connected to address pad 11 via N channel MOS transistor Q11, which acts as a transfer gate.
  • the gate of N channel MOS transistor Q8 is supplied with reference potential VREF via N channel MOS transistor and Q12, which acts as a transfer gate.
  • Clock pulse ⁇ 1 (FIG. 3) is supplied to the gates of N channel MOS transistors Q9 and Q10, and clock pulse ⁇ 2 (FIG. 3) is supplied to the gates of N channel MOS transistors Q11 and Q12, both of which act as transfer gates.
  • the gates of P channel MOS transistors Q3 and Q4 are grounded.
  • the address buffer is operated under the control of clock pulses.
  • clock pulse ⁇ 2 goes low, N channel MOS transistors Q11 and Q12 are turned off, and the row address buffer is disconnected from the external circuit. That is, the row address buffer is disconnected from the external address signal potential and reference potential VREF.
  • clock pulse ⁇ 3 goes low, it is decided which of the address signal potential and reference potential VREF is higher. If the address signal potential is higher than reference potential VREF, the address signal potential is determined to be at a high level. Conversely, if the address signal potential is lower than reference potential VREF, the address signal potential is determined to be at a low level. If the address signal potential is high, the data of the flip-flop is inverted.
  • FIG. 4 shows a block diagram illustrating the FIG. 2 row address buffer and the row address buffer control circuit. As shown in FIG. 4, three control signal lines are necessary for introducing control signals ⁇ 1, ⁇ 2 and ⁇ 3 from row address buffer control circuit 22 to row address buffer 21.
  • the semiconductor devices shown in FIGS. 2 and 4 need each three control lines. For this reason, as in the semiconductor device shown in FIG. 1, the wiring area on the chip is large. Reduction of the wiring area narrows the width of wirings and the intervals between the wirings. This makes it difficult to fabricate the semiconductor device.
  • a semiconductor device comprising at least two digital signal lines for transferring a digital signal, an analog voltage generator connected to the output terminal of the two digital signal lines, and for converting the transferred digital signal into an analog signal, at least one analog signal line connected at the input terminal to the analog voltage generator, and for transferring the analog signal, a digital voltage generator connected to the output terminal of the one analog signal line, and for converting the transferred analog signal into a digital signal.
  • a digital signal is converted to an analog signal by the analog voltage generator.
  • the analog signal is transferred via at least one analog signal line, to a digital voltage generator in which the analog signal transferred via the analog signal line is converted into a digital signal.
  • the digital signal is converted into an analog signal at the input section of the semiconductor device, the converted analog signal is transferred to the digital signal generator through an analog signal line, and is converted back to a digital signal. Therefore, the number of wirings of the signal lines can be decreased, and hence the wiring occupying area on the semiconductor chip can be reduced.
  • FIG. 1 shows a block diagram illustrating a row address designating section in a conventional dynamic random access memory (DRAM);
  • DRAM dynamic random access memory
  • FIG. 2 is a circuit diagram of a detailed circuit of a row address buffer in a conventional DRAM
  • FIG. 3 shows waveforms of control signals input to the row address buffer of FIG. 2;
  • FIG. 4 shows a block diagram of the row address buffer of FIG. 2
  • FIG. 5 shows a block diagram of a semiconductor device, particularly its row address designating section, according to this invention.
  • FIG. 6 shows a block diagram of a semiconductor device, particularly its row address designating section, according to another embodiment of this invention.
  • FIG. 7 shows a block diagram of a semiconductor device, particularly its row address designating section, according to yet another embodiment of this invention.
  • FIG. 8 shows a circuit diagram illustrating a detailed circuit of an example of an analog voltage generator used in the semiconductor circuit of FIG. 5 or 6, particularly illustrating the analog voltage generator which is a digital-analog converter including a ladder resistor circuit;
  • FIG. 9 shows a circuit diagram illustrating a detailed circuit of an analog voltage generator used in the semiconductor device of FIG. 5 or 6, particularly illustrating the analog voltage generator which is a digital-analog converter including a resistor-dividing type circuit using on-resistance of complementary MOS inverters;
  • FIG. 10 is a circuit diagram illustrating a detailed circuit of an example of the digital voltage generator used in the semiconductor device of FIG. 5 or 6;
  • FIG. 11 is a circuit diagram illustrating a detailed circuit of another example of the digital voltage generator used in the semiconductor circuit of FIG. 5 or 6.
  • FIG. 5 shows a first embodiment of a semiconductor device according to this invention, particularly, a row address buffer, a row address decoder and a memory of a row address designation section.
  • N row address signals of A0 to An-1 are respectively input to n address pads 31.
  • N address pads 31 are respectively connected to n row address buffers 32.
  • Row address buffers 32 respectively receive the address signals input to address pads 31.
  • Reference potential VREF is applied to row address buffers 32 via a reference potential line.
  • Row address buffers 32 each output a high-level signal if the potential of the input row address signal is higher than reference potential VREF, and output a low-level signal, if the potential of the input row address signal is lower than reference potential VREF.
  • Row address buffers 32 are connected to analog voltage generator 34 via respective digital row address signal lines 33.
  • Analog voltage generator 34 is made up of a digital-analog converter. The output address signals of row address buffers 32 are input via respective address signal lines 33 to analog voltage generator 34, where they are converted into analog signals.
  • Analog voltage generator 34 is connected to digital voltage generator 36 made up of an analog-digital converter, via one analog row address signal line 35.
  • the address signal as analog converted by analog voltage generator 34 is input to analog voltage generator 36 via one address signal line 35. There, the address signal is converted into a digital signal.
  • the address signal as converted into a digital signal by digital voltage generator 36 is input to row decoder 37.
  • Row decoder 37 decodes the digital signal input from digital voltage generator 36. Row decoder 37 then selects and energizes one word line 38 as designated by the decoded digital signal, from a plurality of word lines 38 of memory cell array 39 that are connected to the output terminals of row address decoder 37.
  • FIG. 7 shows a block diagram of the row address designation section of a second embodiment according to this invention.
  • Row address buffer 44 has the following functions: (a) comparison of the potential of the input address signal with reference potential VREF, (b) disconnection of row address buffer 44 from the address signal lines, and (c) check of potential levels of the input address signal and reference potential VREF.
  • Row address buffer control circuit 41 sequentially outputs control signals ⁇ 1, ⁇ 2 and ⁇ 3, in response to the command from the system controller (not shown), to thereby control the potential of the output signal of analog voltage generator 42. Specifically, in response to a fetch request of input address signal from the system controller, row address buffer control circuit 41 sequentially outputs control signals ⁇ 1, ⁇ 2 and ⁇ 3. Control signals ⁇ 1, ⁇ 2 and ⁇ 3 are input to analog voltage generator 42 via respective control signal lines, to thereby control the potential of the output signal of analog voltage generator 42, i.e., the potential of analog control signal line 43.
  • the potential of the output signal of analog voltage generator 42 i.e., the potential of analog control signal line 43 is changed stepwise, according to control signals ⁇ 1, ⁇ 2 and ⁇ 3.
  • the output signal of analog voltage generator 42 is input to digital voltage generator 45 made up of analog-digital converter, via analog control signal line 43. There, the output signal is converted into digital control signals ⁇ 1, ⁇ 2, and ⁇ 3.
  • Output control signals ⁇ 1, ⁇ 2 and ⁇ 3 of digital voltage generator 45 are input to row address buffer control circuit 41, to control the row address buffer 44.
  • the output potential of analog voltage generator 42 is set between 0 V to 0.5 V when the control signal is not supplied from row address buffer control circuit 41. This state is a stationary state, in which the state of row address buffer does not change.
  • row address buffer control circuit 41 sequentially outputs control signals ⁇ 1, ⁇ 2 and ⁇ 3, to control the potential of the output signal of analog voltage generator 42.
  • the potential of the analog control signal line 43 that is, the output signal line for analog voltage generator 42 is changed stepwise. More specifically, control signal line 43 is set to between 0.5 V to 1.5 V if control signal ⁇ 1 is output from row address buffer control circuit 41. Control signal line 43 is set to between 1.5 V to 2.5 V if control signal 100 2 is output from address buffer control circuit 41. It is set to between 2.5 V to 3.0 V if control signal ⁇ 3 is output from row address buffer control circuit 41.
  • control signal ⁇ 1 When signal ⁇ 1 is output from row address buffer control circuit 41, and control signal line 43 is set between 0.5 V to 1.5 V, digital voltage generator 45 outputs control signal ⁇ 1.
  • Control signal ⁇ 1 is input to address buffer 44. Under this condition, address buffer 44 executes the function (a), that is, the comparison of the input address signal potential with reference potential VREF.
  • signal ⁇ 2 When signal ⁇ 2 is output from row address buffer control circuit 41, and control signal line 43 is set between 1.5 V to 2.5 V, digital voltage generator 45 outputs control signal ⁇ 2.
  • Control signal ⁇ 2 is input to row address buffer 44. Under this condition, address buffer 44 executes the function (b), that is, the disconnection of row address buffer 44 from the address signal signal line.
  • control signal ⁇ 3 When signal ⁇ 3 is output from row address buffer control circuit 41, and control signal line 43 is set between 2.5 V to 3.0 V, digital voltage generator 45 outputs control signal ⁇ 3. Control signal ⁇ 3 is input to address buffer 44. Under this condition, address buffer 44 executes the function (c), that is, the potential level check of input address signal and the reference potential VREF.
  • the output control signals from the address buffer control circuit can be introduced by only a single line to the address buffer which is disposed on the semiconductor chip relatively far from the address buffer control circuit.
  • this invention is applied to the address designation section of the semiconductor device.
  • This invention is not limited to the above-mentioned embodiments, but can be applied for various types of circuits in which a plurality of digital signals are transferred and received.
  • FIG. 8 shows a circuit diagram illustrating a specific circuit of the analog voltage generator of the semiconductor device of FIGS. 5 and 6.
  • This analog voltage generator is a digital-analog converter made up of a ladder resistor circuit of resistors R and resistors 2R with a resistance twice that of resistors R.
  • a plurality of resistors R are connected in series between the output terminal for taking out analog output voltage Vo, and the ground potential.
  • the first ends of resistors 2R are respectively connected at the connection points of resistors R, and at both ends of the series circuit of the resistors.
  • the second ends of resistors 2R connected at both ends of the series circuit of resistors are grounded.
  • the second ends of resistors 2R connected to the connection points of resistors R are connected to the power potential Vcc, respectively, via N channel enhancement type MOS transistors 51.
  • An-1 are respectively input to N channel enhancement type MOS transistors 51.
  • An N channel MOS transistor 51 that is supplied with a high-level address signal is turned on. Then, power potential Vcc is applied to resistor 2R connected to the turned-on transistor 51 via the turned on transistor 51.
  • Analog output voltage Vo given by the following expression is obtained at the output terminal.
  • FIG. 8 circuit The construction of the FIG. 8 circuit is simple, since only two types of resistors R and 2R are required, and, hence, is suited for fabrication inside the memory.
  • FIG. 9 shows a circuit diagram illustrating another specific circuit of the analog voltage generator of the semiconductor device of FIGS. 5 and 6.
  • This analog voltage generator is made up of a digital-analog converter which is made up of a resistance dividing circuit by the on-resistance of the complementary MOS inverter.
  • a plurality of complementary MOS inverters are connected in parallel, each of which is made up of P channel enhancement type MOS (metal oxide semiconductor) transistor 61 and N channel enhancement type MOS transistor 62, which are connected in series between power potential Vcc and the ground potential.
  • Power potential Vcc is supplied to the gates of N channel MOS transistors 62 of the MOS inverters, via respective N channel MOS transistors 63.
  • Power potential Vcc is supplied to the gates of P channel MOS transistors 62 of the MOS inverter, via respective N channel MOS transistors 63 and inverters 64.
  • Address signals A0 to An-1 are respectively input to the gates of N channel MOS transistors 63.
  • the connection points of P channel MOS transistors 61 and N channel MOS transistors 62 of the plurality of complementary MOS inverters serve as the circuit output terminal for outputting output voltage Vo.
  • the channel length and the channel width of P channel MOS transistor 61 of the MOS inverter are respectively Lp and Wp
  • the channel length of the channel width of N channel MOS transistor 62 are respectively Ln and Wr
  • ⁇ p Wp/Lp
  • ⁇ n Wn/Ln
  • ⁇ Rs of the complementary MOS inverters are set to values one different from another by the second power.
  • the FIG. 9 circuit can swing output voltage Vo from 0 V to power potential Vcc, and offers a good linearity.
  • FIG. 10 shows a circuit configuration of a specific circuit of the digital voltage generator of the semiconductor device of FIGS. 5 and 6.
  • Power potential Vcc is voltage divided by the series resistor circuit of resistors R which are connected in series between the ground potential and power potential Vcc, and a plurality of reference potentials are generated. This series resistor circuit is connected to current limiting resistor Rx. These reference potentials are set at 0.1 V, 0.2 v, . . ., 3.3 V in 0.1 V steps. Input analog signal potential Vin is at 3.05 V. A plurality of comparators 71 are respectively provided for reference potentials, each for comparing the reference potential and analog signal potential Vin. If analog signal potential Vin is higher than the reference potential, comparator 71 outputs a high-level (H level) signal.
  • H level high-level
  • comparator 71 Conversely, if analog signal potential Vin is lower than the reference potential, comparator 71 outputs a low level (L level) signal.
  • a plurality of exclusive OR circuits 72 are provided, for making the exclusive logical sum of the output signals of two adjacent comparators 71. Of the plurality of exclusive OR circuits 72, the OR circuit whose first and second input signals are respectively at a high and a low level, outputs a high level signal. Then one corresponding word line 38 is selected from among the plurality of word lines 38.
  • FIG. 11 shows a circuit configuration of a specific circuit of the digital voltage generator of the semiconductor device of FIGS. 5 and 6.
  • MOS transistor circuits (complementary MOS inverters) made up of P channel enhancement type MOS transistors 82 and N channel enhancement type MOS transistors 84 are used.
  • the circuit configuration is substantially the same as that of FIG. 10, except for the above point. Therefore, like reference symbols are used for designating like portions and parts in FIGS. 10 and 11.
  • Power potential Vcc is voltage divided by the series resistor circuit of resistors R which are connected in series between the ground potential and power potential Vcc, and a plurality of reference potentials are generated. This series resistor circuit is connected to current limiting resistor Rx. These reference potentials are set at 0.1 V, 0.2 V, . . ., 3.3 V in 0.1 V steps. Input analog signal potential Vin is at 3.05 V.
  • a plurality of comparators 71 are respectively provided for reference potentials, each for comparing the reference potential and analog signal potential Vin. If analog signal potential Vin is higher than the reference potential, comparator 71 outputs a high-level (H level) signal.
  • comparator 71 Conversely, if analog signal potential Vin is lower than the reference potential, comparator 71 outputs a low level (L level) signal.
  • a plurality of MOS transistor circuits are provided, for making the exclusive logical sum of the output signals of two adjacent comparators 71.
  • the plurality of MOS transistor circuits are each made up of P channel MOS transistor 82 and N channel MOS transistor 84.
  • P channel MOS transistor 82 of each MOS transistor circuit is connected between the output terminal of its associated comparator 71 and word line 38.
  • N channel MOS transistor 84 of each MOS transistor is connected between word line 38 and the ground potential.
  • P channel MOS transistor 82 and N channel MOS transistor 84 are both connected to the output terminal of the adjacent comparator 71 whose reference potential is one reference potential higher than that of the comparator now coupled with the current paths of these transistors.
  • the following specific one outputs a high (H) level signal.
  • Such transistor circuit receives a high level signal from its associated comparator 71, and a low (L) level signal from the adjacent comparator 71. More specifically, in this specific transistor circuit, a high level signal is input to the source of P channel MOS transistor 82, and a low level signal is input to the gates of P channel MOS transistor 82 and N channel MOS transistor 84.
  • exclusive OR circuits 72 of the FIG. 10 circuit are replaced by MOS transistor circuits, which are each made up of two MOS transistors (P channel MOS transistor 82 and N channel MOS transistor 84). This makes chip area of the circuit small.
  • a digital signal is converted into an analog signal by the input section, and the analog signal is transferred by the analog signal line. Therefore, the number of wirings for transferring between the circuit which are distanced far apart on the semiconductor chip can be decreased and the area of the wirings on the chip can also be decreased.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Analogue/Digital Conversion (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
US07/171,104 1987-03-31 1988-03-21 Semiconductor memory device having a small number of signal lines Expired - Lifetime US4929945A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62078610A JPS63244486A (ja) 1987-03-31 1987-03-31 半導体装置
JP62-78610 1987-03-31

Publications (1)

Publication Number Publication Date
US4929945A true US4929945A (en) 1990-05-29

Family

ID=13666649

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/171,104 Expired - Lifetime US4929945A (en) 1987-03-31 1988-03-21 Semiconductor memory device having a small number of signal lines

Country Status (3)

Country Link
US (1) US4929945A (ko)
JP (1) JPS63244486A (ko)
KR (1) KR910008098B1 (ko)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5210707A (en) * 1989-08-31 1993-05-11 Yamaha Corporation Signal mixing apparatus for processing parallel digital data on a time shared basis using analog addition
US5355348A (en) * 1991-02-12 1994-10-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device and memory access system using a four-state address signal
US5559996A (en) * 1993-01-12 1996-09-24 Mitsubishi Denki Kabushiki Kaisha Level converter including wave-shaping circuit and emulator microcomputer incorporating the level converter
US20020016932A1 (en) * 2000-06-23 2002-02-07 Kabushiki Kaisha Toshiba Semiconductor integrated circuit and semiconductor apparatus system
US6379807B1 (en) 2000-11-07 2002-04-30 E. I. Du Pont De Nemours And Company Coating composition having improved acid etch resistance
CN103456352A (zh) * 2012-06-04 2013-12-18 爱思开海力士有限公司 半导体器件及其操作方法
US20180275918A1 (en) * 2017-03-23 2018-09-27 Toshiba Memory Corporation Semiconductor memory device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100863033B1 (ko) * 2007-01-08 2008-10-13 주식회사 하이닉스반도체 반도체 메모리 장치의 내부 전압 모니터링 회로

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3666890A (en) * 1970-11-27 1972-05-30 American Data Systems Inc Differential coding system and method
US3755807A (en) * 1972-02-15 1973-08-28 Collins Radio Co Resistor-ladder circuit
US3984830A (en) * 1974-10-18 1976-10-05 Westinghouse Electric Corporation Complementary FET digital to analog converter
US4051469A (en) * 1974-11-29 1977-09-27 Nippon Hoso Kyokai Charge-coupled amplifier
US4176344A (en) * 1975-05-28 1979-11-27 Bell Telephone Laboratories, Incorporated Integrated circuit binary weighted digital-to-analog converter
US4331892A (en) * 1979-04-04 1982-05-25 Itt Industries, Inc. Monolithic integrated circuit for a digital-to-analog converter
US4345241A (en) * 1980-02-18 1982-08-17 Sony/Tektronix Analog-to-digital conversion method and apparatus
US4761634A (en) * 1985-12-13 1988-08-02 Advantest Corporation AD converting device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6037995B2 (ja) * 1977-12-14 1985-08-29 株式会社日立製作所 記憶回路
JPS5832286A (ja) * 1981-08-20 1983-02-25 Sanyo Electric Co Ltd 記憶装置のアドレスデコ−ド方式
JPS6076084A (ja) * 1983-09-30 1985-04-30 Fujitsu Ltd 半導体集積回路装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3666890A (en) * 1970-11-27 1972-05-30 American Data Systems Inc Differential coding system and method
US3755807A (en) * 1972-02-15 1973-08-28 Collins Radio Co Resistor-ladder circuit
US3984830A (en) * 1974-10-18 1976-10-05 Westinghouse Electric Corporation Complementary FET digital to analog converter
US4051469A (en) * 1974-11-29 1977-09-27 Nippon Hoso Kyokai Charge-coupled amplifier
US4176344A (en) * 1975-05-28 1979-11-27 Bell Telephone Laboratories, Incorporated Integrated circuit binary weighted digital-to-analog converter
US4331892A (en) * 1979-04-04 1982-05-25 Itt Industries, Inc. Monolithic integrated circuit for a digital-to-analog converter
US4345241A (en) * 1980-02-18 1982-08-17 Sony/Tektronix Analog-to-digital conversion method and apparatus
US4761634A (en) * 1985-12-13 1988-08-02 Advantest Corporation AD converting device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5210707A (en) * 1989-08-31 1993-05-11 Yamaha Corporation Signal mixing apparatus for processing parallel digital data on a time shared basis using analog addition
US5355348A (en) * 1991-02-12 1994-10-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device and memory access system using a four-state address signal
US5537361A (en) * 1991-02-12 1996-07-16 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device and memory access system using a four-state address signal
US5835966A (en) * 1991-02-12 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device and memory access system using a four-state address signal
US5559996A (en) * 1993-01-12 1996-09-24 Mitsubishi Denki Kabushiki Kaisha Level converter including wave-shaping circuit and emulator microcomputer incorporating the level converter
US20020016932A1 (en) * 2000-06-23 2002-02-07 Kabushiki Kaisha Toshiba Semiconductor integrated circuit and semiconductor apparatus system
US6379807B1 (en) 2000-11-07 2002-04-30 E. I. Du Pont De Nemours And Company Coating composition having improved acid etch resistance
CN103456352A (zh) * 2012-06-04 2013-12-18 爱思开海力士有限公司 半导体器件及其操作方法
CN103456352B (zh) * 2012-06-04 2017-08-22 爱思开海力士有限公司 半导体器件和电子设备
US20180275918A1 (en) * 2017-03-23 2018-09-27 Toshiba Memory Corporation Semiconductor memory device

Also Published As

Publication number Publication date
KR910008098B1 (ko) 1991-10-07
KR880011802A (ko) 1988-10-31
JPS63244486A (ja) 1988-10-11

Similar Documents

Publication Publication Date Title
KR930006843B1 (ko) 반도체 집적회로
EP0180776B1 (en) Chip-on-chip semiconductor device
US5420813A (en) Multiport memory cell circuit having read buffer for reducing read access time
US5483498A (en) Semiconductor memory device incorporating address change detection circuit for page mode access
US4910514A (en) D/A converter
US4929945A (en) Semiconductor memory device having a small number of signal lines
EP0191544A2 (en) CMOS decoder/driver circuit for a memory
US5384738A (en) Semiconductor integrated circuit device
US6075477A (en) Voltage selector for a D/A converter
CN100533986C (zh) 数字到模拟转换器的解码器
US5012126A (en) High speed CMOS multiplexer having reduced propagation delay
JPH0358184B2 (ko)
EP0440176B1 (en) Semiconductor memory device
US5065159A (en) Digital to analog converter with switching logic minimization
US7206876B2 (en) Input/output interface of an integrated circuit device
US5982220A (en) High speed multiplexer circuit
US5363494A (en) Bus interface circuit for connecting bus lines having different bit ranges
US4633220A (en) Decoder using pass-transistor networks
US5077495A (en) Row decoder for a semiconductor memory device with fast turn-off
US6473359B1 (en) Semiconductor integrated circuit
KR100280951B1 (ko) 출력 전류 변동을 억합할 수 있는 전류 출력형 디지털-아날로그 변환기
US4885544A (en) Determination circuit for data coincidence
KR890004998B1 (ko) 마이크로 콤퓨터 시스템용 게이트회로
US6097043A (en) Semiconductor integrated circuit and supply method for supplying multiple supply voltages in a semiconductor integrated circuit
US4631425A (en) Logic gate circuit having P- and N- channel transistors coupled in parallel

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, 72, HORIKAWA-CHO, SAIWAI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KUSHIYAMA, NATSUKI;REEL/FRAME:004872/0326

Effective date: 19880311

Owner name: KABUSHIKI KAISHA TOSHIBA,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUSHIYAMA, NATSUKI;REEL/FRAME:004872/0326

Effective date: 19880311

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12