US4882534A - Bipolar-complementary metal oxide semiconductor inverter - Google Patents

Bipolar-complementary metal oxide semiconductor inverter Download PDF

Info

Publication number
US4882534A
US4882534A US07/238,404 US23840488A US4882534A US 4882534 A US4882534 A US 4882534A US 23840488 A US23840488 A US 23840488A US 4882534 A US4882534 A US 4882534A
Authority
US
United States
Prior art keywords
cmos inverter
transistor
emitter
bipolar transistor
channel mos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/238,404
Inventor
Atsuo Koshizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED, 1015, KAMIKODANAKA, NAKAHARA-KU, KAWASAKI-SHI, KANAGAWA, 211 JAPAN A CORP. OF JAPAN reassignment FUJITSU LIMITED, 1015, KAMIKODANAKA, NAKAHARA-KU, KAWASAKI-SHI, KANAGAWA, 211 JAPAN A CORP. OF JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KOSHIZUKA, ATSUO
Application granted granted Critical
Publication of US4882534A publication Critical patent/US4882534A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0826—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in bipolar transistor switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection

Definitions

  • the present invention generally relates to a bipolar-complementary metal oxide semiconductor inverter.
  • a bipolar transistor has a driving capability greater than that of a complementary metal oxide semiconductor inverter (hereafter simply referred to as a CMOS inverter). Therefore, a bipolar transistor can charge up a load quickly, compared to a CMOS inverter. From this viewpoint, recently, there has been considerable activity in the development of a bipolar-CMOS inverter (hereafter simply referred to as a Bi-CMOS inverter) obtained by combining a bipolar transistor and a CMOS transistor.
  • the CMOS inverter of the Bi-CMOS inverter performs a NOT operation for an input signal, and the bipolar transistor thereof drives a load coupled therewith in response to an output voltage of the CMOS inverter.
  • the Bi-CMOS inverter contributes to an increased operational speed of a random access memory (RAM).
  • RAM random access memory
  • the conventional Bi-CMOS inverters have the following disadvantages. That is, when the input voltage is switched from a low level to a high level, the output voltage of the CMOS inverter may fall more quickly than the output voltage of the Bi-CMOS inverter which is applied to the load. Therefore, the p-n junction formed between the base and emitter of the bipolar transistor becomes biased in the reverse direction. As a result, a breakdown may be caused at the base-emitter junction.
  • the above problem can be overcome by making the output voltage of the CMOS inverter fall more slowly than the output voltage applied to the load. However, this causes an increased through current which passes through the bipolar transistor. The increased through current may introduce noise and causes an increased power consumption of the Bi-CMOS inverter.
  • a general object of the present invention is to provide a novel and useful Bi-CMOS inverter in which the above problems are eliminated.
  • a more specific object of the present invention is to provide a Bi-CMOS inverter in which the probability that a breakdown may be caused at the base-emitter junction of the bipolar transistor, is eliminated, so that reliability of the Bi-CMOS inverter is enhanced.
  • Another object of the present invention is to provide a bipolar-CMOS inverter having less through current and reduced power consumption.
  • a bipolar-CMOS inverter which includes p-channel and n-channel MOS transistors, an input voltage (Vin) being applied to gates of the MOS transistors, a bipolar transistor; a base of the bipolar transistor being connected to an output terminal of the CMOS inverter, an emitter of the bipolar transistor being connected to a source of the n-channel MOS transistor, an output voltage (Vout) of the Bi-CMOS inverter being obtained at the emitter of the bipolar transistor; and a transistor for forming a path through which charges at the output terminal of the CMOS inverter and at the emitter of the bipolar transistor are pulled out, when the input voltage is switched from a low level to a high level.
  • FIGS. 2A and 2B show signal waveforms for explaining an operation of the Bi-CMOS inverter of FIG. 1;
  • FIG. 3 is a circuit diagram of a preferred embodiment of the present invention.
  • FIG. 4 shows signal waveforms for explaining an operation of the Bi-CMOS inverter of FIG. 3;
  • FIG. 7 shows yet another variation of the configuration of FIG. 3.
  • a CMOS inverter is made up of MOS type field effect transistors (hereafter simply referred to as FETs) T1 and T2.
  • FETs T1 and T2 are p-channel and n-channel FETs, respectively. Gates of the FETs T1 and T2 are mutually connected and are also connected to an input terminal IN. Drains of the FETs T1 and T2 are mutually connected.
  • An output voltage V1 of the CMOS inverter is applied to an npn-type bipolar transistor Q1, which is used for driving a load (not shown) connected to an output terminal OUT.
  • a FET T3 is an n-channel FET, and is connected as shown.
  • a positive power source voltage V DD is applied to a source of the FET T1, and another positive power source V CC is applied to a collector of the transistor Q1.
  • the voltages V DD and V CC are set identical to each other.
  • the voltages V DD and V CC may be set different from each other.
  • Sources of the FETs T2 and T3 are connected to the ground which acts as a negative power source.
  • the above Bi-CMOS inverter is designed so that the voltage V1 is decreased to the low level by turning ON the FET T2 through which the charge at the output terminal of the CMOS inverter is passed to the ground.
  • the output voltage Vout is decreased to the low level by turning ON the the FET T3 through which the charge at the output terminal OUT is passed to the ground.
  • the voltage V1 represented by a solid line may decrease faster than the output voltage Vout represented by a broken line.
  • the p-n junction formed between the base and emitter of the transistor Q1 becomes biased in the reverse direction.
  • the transistor Q1 may be broken down. As a result, the circuit operation of FIG. 1 has a low reliability.
  • the fall time of the voltage V1 is lengthened, compared to the fall time of the output voltage Vout.
  • the p-n junction between the base and emitter of the transistor Q1 is forwardly biased, and therefore the transistor Q1 is kept ON.
  • a large quantity of the through current passes through the transistor Q1, which may introduces noise on the output signal. Additionally, an increased power is consumed.
  • the present invention intends to eliminate the above problems.
  • FIG. 3 A description is given of a preferred embodiment of the present invention with reference to FIG. 3.
  • elements identical to those in FIG. 1 are indicated by the same references.
  • the source of the FET T2 is connected through a connection line 10 to the emitter of the transistor Q1 and the drain of the FET T3.
  • Other connections between the elements are the same as those in FIG. 1. That is, the input terminal IN is connected to the gates of the FETs T1, T2 and T3.
  • the drains of the FETs T1 and T2 are mutually connected, and is also connected to the base of the transistor Q1.
  • the positive power source voltage V DD is applied to the source of the FET T1, and the positive power source voltage V CC is applied to the collector of the transistor Q1.
  • the FETs T1 and T2 are ON and OFF, respectively, and therefore the output voltage V1 of the CMOS inverter is kept at the high level. Further, during that time, the FET T3 is OFF, because the input voltage Vin at the low level is applied to the gate thereof. Therefore, the output terminal OUT is kept at a voltage approximately equal to the voltage Vcc.
  • the FETs T1 and T2 are OFF and ON, respectively, and the FET T3 is ON. Therefore, the voltage V1 at the low level is outputted from the CMOS inverter. The voltage V1 at the low level is applied to the base of the transistor Q1. As a result, the transistor Q1 is OFF, and the output voltage Vout at the low level is obtained at the output terminal OUT.
  • the Bi-CMOS inverter operates as follows.
  • both the the FETs T2 and T3 are turned ON.
  • the FET T3 forms a path which connects the source of the FET T3 and the emitter of the transistor Q1 to the ground.
  • a charge at the emitter of the transistor Q1 passes through the FET T3, and a charge at the output terminal of the CMOS inverter passes through the FETs T2 and T3.
  • the output voltage Vout decreases, and at the same time the voltage V1 is decreased. Since the source of the FET T2 is connected to the emitter of the transistor Q1, as shown in FIG.
  • the output voltage V1 of the CMOS inverter changes so as to follow up change of the output voltage Vout obtained at the emitter of the transistor Q1. Therefore, the p-n junction between the base and emitter of the transistor Q1 is prevented from being biased in the reverse direction, and at the same time is not forwardly biased. As a result, the probability of occurrence of the breakdown at the p-n junction can be eliminated, and the occurrence of the through current can be avoided.
  • FIG. 5 shows a variation of the above embodiment.
  • the illustrated variation is obtained by adding a p-channel FET T4 to the circuit of FIG. 3.
  • a gate of the FET T4 is connected to the input terminal IN.
  • the positive power source voltage V DD is applied to the source of the FET T4, a drain of which is connected to the source of the FET T2 and the emitter of the transistor Q1.
  • the FET T4 acts to charge the output terminal OUT up to the V DD . That is, when the FET T4 is ON, the output voltage Vout is kept at the voltage V DD .
  • the operation of the Bi-CMOS inverter of FIG. 5 is the same as that of the Bi-CMOS inverter of FIG. 3.
  • FIG. 6 shows a third embodiment of the embodiment shown in FIG. 3.
  • the illustrated variation is obtained by adding an n-channel FET T5 to the configuration of FIG. 3.
  • a drain of the FET T5 is connected to the base of the transistor Q1, and a gate thereof is connected to the input terminal IN.
  • a source of the FET T5 is connected to the ground.
  • the FET T5 is used for discharging the base of the transistor Q1 when the input voltage Vin is switched to the high level.
  • the FET T3 used in the above embodiments acts to pull the output voltage Vout down to the low voltage.
  • the driving capability of the conventional MOSFET is sufficient for this operation.
  • an npn-type bipolar transistor Q2 which generally has a higher driving capability, may used in place of the FET T3.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

A bipolar-complementary metal oxide semiconductor (Bi-CMOS) inverter includes a CMOS inverter, an npn-type bipolar transistor, and an n-channel MOS transistor. An emitter of an n-channel MOS transistor of the CMOS inverter is connected to an emitter of the bipolar transistor and a drain of the MOS transistor. A gate of the MOS transistor is connected to an input of the CMOS inverter. When an input voltage applied to the CMOS inverter is switched to a high level, charges at an output of the CMOS inverter and at the emitter of the bipolar transistor are pulled out. During this time, the voltage at the output of the CMOS inverter decreases so as to follow the decrease of the voltage at the emitter of the bipolar transistor.

Description

BACKGROUND OF THE INVENTION
The present invention generally relates to a bipolar-complementary metal oxide semiconductor inverter.
As is well known, a bipolar transistor has a driving capability greater than that of a complementary metal oxide semiconductor inverter (hereafter simply referred to as a CMOS inverter). Therefore, a bipolar transistor can charge up a load quickly, compared to a CMOS inverter. From this viewpoint, recently, there has been considerable activity in the development of a bipolar-CMOS inverter (hereafter simply referred to as a Bi-CMOS inverter) obtained by combining a bipolar transistor and a CMOS transistor. The CMOS inverter of the Bi-CMOS inverter performs a NOT operation for an input signal, and the bipolar transistor thereof drives a load coupled therewith in response to an output voltage of the CMOS inverter. The Bi-CMOS inverter contributes to an increased operational speed of a random access memory (RAM). Such Bi-CMOS inverters are disclosed in the Japanese Laid-Open Patent Application Nos. 141128/1982, 212827/1982 and 80929/1983, for example.
However, the conventional Bi-CMOS inverters have the following disadvantages. That is, when the input voltage is switched from a low level to a high level, the output voltage of the CMOS inverter may fall more quickly than the output voltage of the Bi-CMOS inverter which is applied to the load. Therefore, the p-n junction formed between the base and emitter of the bipolar transistor becomes biased in the reverse direction. As a result, a breakdown may be caused at the base-emitter junction.
The above problem can be overcome by making the output voltage of the CMOS inverter fall more slowly than the output voltage applied to the load. However, this causes an increased through current which passes through the bipolar transistor. The increased through current may introduce noise and causes an increased power consumption of the Bi-CMOS inverter.
SUMMARY OF THE INVENTION
Accordingly, a general object of the present invention is to provide a novel and useful Bi-CMOS inverter in which the above problems are eliminated.
A more specific object of the present invention is to provide a Bi-CMOS inverter in which the probability that a breakdown may be caused at the base-emitter junction of the bipolar transistor, is eliminated, so that reliability of the Bi-CMOS inverter is enhanced.
Another object of the present invention is to provide a bipolar-CMOS inverter having less through current and reduced power consumption.
The above objects of the present invention are achieved by a bipolar-CMOS inverter which includes p-channel and n-channel MOS transistors, an input voltage (Vin) being applied to gates of the MOS transistors, a bipolar transistor; a base of the bipolar transistor being connected to an output terminal of the CMOS inverter, an emitter of the bipolar transistor being connected to a source of the n-channel MOS transistor, an output voltage (Vout) of the Bi-CMOS inverter being obtained at the emitter of the bipolar transistor; and a transistor for forming a path through which charges at the output terminal of the CMOS inverter and at the emitter of the bipolar transistor are pulled out, when the input voltage is switched from a low level to a high level.
Other objects, features and advantages of the present invention will become apparent from the following detailed description when read in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuit diagram of a conventional Bi-CMOS inverter;
FIGS. 2A and 2B show signal waveforms for explaining an operation of the Bi-CMOS inverter of FIG. 1;
FIG. 3 is a circuit diagram of a preferred embodiment of the present invention;
FIG. 4 shows signal waveforms for explaining an operation of the Bi-CMOS inverter of FIG. 3;
FIG. 5 shows a variation of the embodiment of FIG. 3;
FIG. 6 shows another variation of the embodiment of FIG. 3; and
FIG. 7 shows yet another variation of the configuration of FIG. 3.
DESCRIPTION OF THE PREFERRED EMBODIMENT
To facilitate the understanding of the present invention, a description is given of a conventional Bi-CMOS inverter as shown in the aforementioned publications, with reference to FIGS. 1 and 2.
Referring to FIG. 1, a CMOS inverter is made up of MOS type field effect transistors (hereafter simply referred to as FETs) T1 and T2. FETs T1 and T2 are p-channel and n-channel FETs, respectively. Gates of the FETs T1 and T2 are mutually connected and are also connected to an input terminal IN. Drains of the FETs T1 and T2 are mutually connected. An output voltage V1 of the CMOS inverter is applied to an npn-type bipolar transistor Q1, which is used for driving a load (not shown) connected to an output terminal OUT. A FET T3 is an n-channel FET, and is connected as shown. A positive power source voltage VDD is applied to a source of the FET T1, and another positive power source VCC is applied to a collector of the transistor Q1. Generally, the voltages VDD and VCC are set identical to each other. Alternatively, the voltages VDD and VCC may be set different from each other. Sources of the FETs T2 and T3 are connected to the ground which acts as a negative power source.
An input voltage Vin is applied through the input terminal IN to the gates of the FETs T1, T2 and T3. The CMOS inverter inverts the input voltage Vin and produces a voltage V1. The polarity of the voltage V1 is opposite to that of the input voltage Vin. The voltage V1 is applied to the base of the transistor Q1, which then supplied an output voltage Vout to the output terminal OUT through the emitter of the transistor Q1.
The above Bi-CMOS inverter is designed so that the voltage V1 is decreased to the low level by turning ON the FET T2 through which the charge at the output terminal of the CMOS inverter is passed to the ground. The output voltage Vout is decreased to the low level by turning ON the the FET T3 through which the charge at the output terminal OUT is passed to the ground. When the input voltage Vin is changed from the low level to the high level as shown in FIG. 2A, the voltage V1 represented by a solid line may decrease faster than the output voltage Vout represented by a broken line. At this time, the p-n junction formed between the base and emitter of the transistor Q1 becomes biased in the reverse direction. In case where the transistor Q1 is constructed by a transistor having a low base-emitter breakdown voltage VBEB, the transistor Q1 may be broken down. As a result, the circuit operation of FIG. 1 has a low reliability.
In order to overcome the above problem, it is conceivable to apply a FET of a small capability to the FET T2. In this case, as shown in FIG. 2B, the fall time of the voltage V1 is lengthened, compared to the fall time of the output voltage Vout. Thereby, it becomes possible to prevent occurrence of the breakdown at the p-n junction formed between the base and emitter of the transistor Q1. However, during a time when the voltages Vout and V1 fall, the p-n junction between the base and emitter of the transistor Q1 is forwardly biased, and therefore the transistor Q1 is kept ON. Thereby, a large quantity of the through current passes through the transistor Q1, which may introduces noise on the output signal. Additionally, an increased power is consumed.
The present invention intends to eliminate the above problems.
A description is given of a preferred embodiment of the present invention with reference to FIG. 3. In FIG. 3, elements identical to those in FIG. 1 are indicated by the same references.
One of the essential features of the present invention is that the source of the FET T2 is connected through a connection line 10 to the emitter of the transistor Q1 and the drain of the FET T3. Other connections between the elements are the same as those in FIG. 1. That is, the input terminal IN is connected to the gates of the FETs T1, T2 and T3. The drains of the FETs T1 and T2 are mutually connected, and is also connected to the base of the transistor Q1. The positive power source voltage VDD is applied to the source of the FET T1, and the positive power source voltage VCC is applied to the collector of the transistor Q1.
In operation, during a time when the input voltage Vin is kept at the low level, the FETs T1 and T2 are ON and OFF, respectively, and therefore the output voltage V1 of the CMOS inverter is kept at the high level. Further, during that time, the FET T3 is OFF, because the input voltage Vin at the low level is applied to the gate thereof. Therefore, the output terminal OUT is kept at a voltage approximately equal to the voltage Vcc.
On the other hand, during a time when the input voltage Vin is kept at the high level, the FETs T1 and T2 are OFF and ON, respectively, and the FET T3 is ON. Therefore, the voltage V1 at the low level is outputted from the CMOS inverter. The voltage V1 at the low level is applied to the base of the transistor Q1. As a result, the transistor Q1 is OFF, and the output voltage Vout at the low level is obtained at the output terminal OUT.
The above is the operation which is performed when the Bi-CMOS inverter is in the stationary states. At a transient time of the input voltage Vin, the Bi-CMOS inverter operates as follows.
As shown in FIG. 4, when the input voltage Vin is changed from the low level to the high level, both the the FETs T2 and T3 are turned ON. At this time, the FET T3 forms a path which connects the source of the FET T3 and the emitter of the transistor Q1 to the ground. A charge at the emitter of the transistor Q1 passes through the FET T3, and a charge at the output terminal of the CMOS inverter passes through the FETs T2 and T3. Thereby, the output voltage Vout decreases, and at the same time the voltage V1 is decreased. Since the source of the FET T2 is connected to the emitter of the transistor Q1, as shown in FIG. 4, the output voltage V1 of the CMOS inverter changes so as to follow up change of the output voltage Vout obtained at the emitter of the transistor Q1. Therefore, the p-n junction between the base and emitter of the transistor Q1 is prevented from being biased in the reverse direction, and at the same time is not forwardly biased. As a result, the probability of occurrence of the breakdown at the p-n junction can be eliminated, and the occurrence of the through current can be avoided.
FIG. 5 shows a variation of the above embodiment. The illustrated variation is obtained by adding a p-channel FET T4 to the circuit of FIG. 3. A gate of the FET T4 is connected to the input terminal IN. The positive power source voltage VDD is applied to the source of the FET T4, a drain of which is connected to the source of the FET T2 and the emitter of the transistor Q1. The FET T4 acts to charge the output terminal OUT up to the VDD. That is, when the FET T4 is ON, the output voltage Vout is kept at the voltage VDD. The operation of the Bi-CMOS inverter of FIG. 5 is the same as that of the Bi-CMOS inverter of FIG. 3.
FIG. 6 shows a third embodiment of the embodiment shown in FIG. 3. The illustrated variation is obtained by adding an n-channel FET T5 to the configuration of FIG. 3. A drain of the FET T5 is connected to the base of the transistor Q1, and a gate thereof is connected to the input terminal IN. A source of the FET T5 is connected to the ground. The FET T5 is used for discharging the base of the transistor Q1 when the input voltage Vin is switched to the high level.
The FET T3 used in the above embodiments acts to pull the output voltage Vout down to the low voltage. The driving capability of the conventional MOSFET is sufficient for this operation. However, as shown in FIG. 7, an npn-type bipolar transistor Q2, which generally has a higher driving capability, may used in place of the FET T3.
The present invention is not limited to the embodiments, and variations and modifications may be made without departing from the scope of the invention.

Claims (6)

What is claimed is:
1. A bipolar-complementary metal oxide semiconductor (Bi-CMOS) inverter comprising:
a complementary metal oxide semiconductor (CMOS) inverter including a p-channel MOS transistor and an n-channel MOS transistor each having a gate, a source and a drain, an input voltage being applied to the gates of the MOS transistors;
a bipolar transistor having a base, collector and emitter, the base of the bipolar transistor being connected to an output of the CMOS inverter, the emitter of the bipolar transistor being connected to the source of the n-channel MOS transistor, an output voltage of the Bi-CMOS inverter being obtained at the emitter of the bipolar transistor; and
means for discharging the output of the CMOS inverter and an output of the emitter of the bipolar transistor, when the input voltage is switched from a low level to a high level.
2. A Bi-CMOS inverter as claimed in claim 1, wherein the source of the p-channel MOS transistor and the collector of said bipolar transistor are connected to a positive power source, and wherein said means comprises a second n-channel MOS transistor having a gate, a source and a drain, the gate of the second n-channel MOS transistor being connected to the gates of the p-channel and n-channel MOS transistors of said CMOS inverter, the drain of the second n-channel MOS transistor being connected to the emitter of said bipolar transistor, and the source of the second n-channel MOS transistor being connected to a negative power source.
3. A Bi-CMOS inverter as claimed in claim 1, wherein the source of the p-channel MOS transistor and the collector of said bipolar transistor are connected to a positive power source, and wherein said means comprises a second bipolar transistor having a base, a collector and an emitter, and wherein the base of the second bipolar transistor is connected to the gates of the p-channel and n-channel MOS transistors of said CMOS inverter, the collector of the second bipolar transistor is connected to the emitter of said bipolar transistor, and the emitter of the second bipolar transistor is connected to a negative power source.
4. A Bi-CMOS inverter as claimed in claim 1, further comprising pull-up means for pulling the output of the emitter of the bipolar transistor up to a predetermined voltage.
5. A Bi-CMOS inverter as claimed in claim 4, wherein the pull-up means comprises a pull-up MOS transistor having a gate, a source and a drain, and wherein the gate of the pull-up MOS transistor is connected to the gates of the p-channel and n-channel MOS transistors of said CMOS inverter, the drain of the pull-up MOS transistor is connected to the emitter of said bipolar transistor, and the source of the pull-up MOS transistor is connected to a positive power source, which is connected to the source of the p-channel MOS transistor of said CMOS inverter.
6. A Bi-CMOS inverter as claimed in claim 1, further comprising a second n-channel MOS transistor having a gate, a source and a drain, the drain of the second n-channel MOS transistor being connected to the base of the bipolar transistor, the gate of the second n-channel MOS transistor being connected to the gates of the p-channel and n-channel MOS transistors of said CMOS inverter, and the source of the second n-channel transistor being connected to a negative power source.
US07/238,404 1987-09-11 1988-08-31 Bipolar-complementary metal oxide semiconductor inverter Expired - Fee Related US4882534A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62228733A JPS6471325A (en) 1987-09-11 1987-09-11 Bipolar cmos inverter
JP62-228733 1987-09-11

Publications (1)

Publication Number Publication Date
US4882534A true US4882534A (en) 1989-11-21

Family

ID=16880960

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/238,404 Expired - Fee Related US4882534A (en) 1987-09-11 1988-08-31 Bipolar-complementary metal oxide semiconductor inverter

Country Status (5)

Country Link
US (1) US4882534A (en)
EP (1) EP0307323B1 (en)
JP (1) JPS6471325A (en)
KR (1) KR910006513B1 (en)
DE (1) DE3850828D1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4952823A (en) * 1989-05-03 1990-08-28 Advanced Micro Devices, Inc. Bicmos decoder
US5038191A (en) * 1989-03-01 1991-08-06 Kabushiki Kaisha Toshiba Semiconductor memory device
US5103160A (en) * 1991-04-25 1992-04-07 Hughes Aircraft Company Shunt regulator with tunnel oxide reference
US5155387A (en) * 1989-12-28 1992-10-13 North American Philips Corp. Circuit suitable for differential multiplexers and logic gates utilizing bipolar and field-effect transistors
US5162673A (en) * 1990-09-14 1992-11-10 Nec Corporation Bi-CMOS logic circuit
US5382846A (en) * 1991-12-13 1995-01-17 Kabushiki Kaisha Toshiba Level shifting circuit for suppressing output amplitude
US5570044A (en) * 1993-04-19 1996-10-29 North American Philips Corporation BiCMOS output driver with reduced static power consumption
US5747979A (en) * 1995-09-12 1998-05-05 Sharp Kabushiki Kaisha Multiple value voltage output circuit and liquid crystal display driving circuit
US5929666A (en) * 1994-06-03 1999-07-27 Lucent Technologies Inc. Bootstrap circuit
US20110043249A1 (en) * 2008-03-27 2011-02-24 Harris Edward B High Voltage Tolerant Input/Output Interface Circuit

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02291165A (en) * 1989-04-29 1990-11-30 Nec Corp Bicmos semiconductor device
FR2686469B1 (en) * 1992-01-20 1994-04-08 Matra Mhs TTL-CMOS OUTPUT STAGE FOR INTEGRATED CIRCUIT.
US5341042A (en) * 1992-08-10 1994-08-23 International Business Machines Corporation Low voltage, cascoded NTL based BiCMOS circuit
JPH07288463A (en) * 1994-04-18 1995-10-31 Nec Corp Bicmos semiconductor integrated circuit
JP6825570B2 (en) * 2015-10-02 2021-02-03 ソニー株式会社 Semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558234A (en) * 1981-02-25 1985-12-10 Tokyo Shibaura Denki Kabushiki Kaisha Complementary MOSFET logic circuit
US4694203A (en) * 1984-03-26 1987-09-15 Hitachi, Ltd. High speed bi-comos switching circuit
US4730132A (en) * 1985-07-22 1988-03-08 Hitachi, Ltd. Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source
US4740718A (en) * 1986-04-26 1988-04-26 Kabushiki Kaisha Toshiba Bi-CMOS logic circuit
US4769561A (en) * 1983-12-12 1988-09-06 Hitachi, Ltd. Bipolar transistor-field effect transistor composite circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3631528A (en) * 1970-08-14 1971-12-28 Robert S Green Low-power consumption complementary driver and complementary bipolar buffer circuits
JPS61274512A (en) * 1985-05-30 1986-12-04 Oki Electric Ind Co Ltd Output buffer circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558234A (en) * 1981-02-25 1985-12-10 Tokyo Shibaura Denki Kabushiki Kaisha Complementary MOSFET logic circuit
US4769561A (en) * 1983-12-12 1988-09-06 Hitachi, Ltd. Bipolar transistor-field effect transistor composite circuit
US4694203A (en) * 1984-03-26 1987-09-15 Hitachi, Ltd. High speed bi-comos switching circuit
US4730132A (en) * 1985-07-22 1988-03-08 Hitachi, Ltd. Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source
US4740718A (en) * 1986-04-26 1988-04-26 Kabushiki Kaisha Toshiba Bi-CMOS logic circuit

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5038191A (en) * 1989-03-01 1991-08-06 Kabushiki Kaisha Toshiba Semiconductor memory device
US4952823A (en) * 1989-05-03 1990-08-28 Advanced Micro Devices, Inc. Bicmos decoder
US5155387A (en) * 1989-12-28 1992-10-13 North American Philips Corp. Circuit suitable for differential multiplexers and logic gates utilizing bipolar and field-effect transistors
US5162673A (en) * 1990-09-14 1992-11-10 Nec Corporation Bi-CMOS logic circuit
US5103160A (en) * 1991-04-25 1992-04-07 Hughes Aircraft Company Shunt regulator with tunnel oxide reference
US5382846A (en) * 1991-12-13 1995-01-17 Kabushiki Kaisha Toshiba Level shifting circuit for suppressing output amplitude
US5570044A (en) * 1993-04-19 1996-10-29 North American Philips Corporation BiCMOS output driver with reduced static power consumption
US5929666A (en) * 1994-06-03 1999-07-27 Lucent Technologies Inc. Bootstrap circuit
US5747979A (en) * 1995-09-12 1998-05-05 Sharp Kabushiki Kaisha Multiple value voltage output circuit and liquid crystal display driving circuit
US20110043249A1 (en) * 2008-03-27 2011-02-24 Harris Edward B High Voltage Tolerant Input/Output Interface Circuit
US8310275B2 (en) * 2008-03-27 2012-11-13 Agere Systems Inc. High voltage tolerant input/output interface circuit

Also Published As

Publication number Publication date
DE3850828D1 (en) 1994-09-01
KR910006513B1 (en) 1991-08-27
EP0307323B1 (en) 1994-07-27
EP0307323A3 (en) 1989-10-18
JPS6471325A (en) 1989-03-16
EP0307323A2 (en) 1989-03-15
KR890005995A (en) 1989-05-18

Similar Documents

Publication Publication Date Title
US4633106A (en) MOS bootstrap push-pull stage
US4882534A (en) Bipolar-complementary metal oxide semiconductor inverter
US4899066A (en) OR-type CMOS logic circuit with fast precharging
US5043604A (en) Output buffer circuit having a level conversion function
US4740718A (en) Bi-CMOS logic circuit
EP0267361A1 (en) High speed CMOS driver
EP0361841B1 (en) Bicmos logic circuit
US4542307A (en) Double bootstrapped clock buffer circuit
US5057713A (en) Bipolar MOS logic circuit and semiconductor integrated circuit
JP3151329B2 (en) Data output circuit
US4345170A (en) Clocked IGFET logic circuit
US5159214A (en) Bicmos logic circuit
EP0196616A2 (en) Logic circuit
US4697108A (en) Complementary input circuit with nonlinear front end and partially coupled latch
US5103119A (en) Ttl-level bicmos driver
JP2538986B2 (en) Logic circuit
JPS61198813A (en) Clock generator circuit
KR940000252Y1 (en) Cmos nand gate
KR940006507B1 (en) Output buffer circuit
JP3171518B2 (en) BIMOS circuit
JP2765330B2 (en) Output circuit
JPH0653800A (en) Output circuit
JP3008426B2 (en) BiCMOS gate circuit
JPH0767075B2 (en) Level conversion circuit
JPH0576811B2 (en)

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, 1015, KAMIKODANAKA, NAKAHARA-KU,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KOSHIZUKA, ATSUO;REEL/FRAME:004933/0348

Effective date: 19880829

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19971126

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362