US4689618A - Display apparatus time-division controlled in a dynamic driving system - Google Patents

Display apparatus time-division controlled in a dynamic driving system Download PDF

Info

Publication number
US4689618A
US4689618A US06/477,999 US47799983A US4689618A US 4689618 A US4689618 A US 4689618A US 47799983 A US47799983 A US 47799983A US 4689618 A US4689618 A US 4689618A
Authority
US
United States
Prior art keywords
signal
display
digit
signals
generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/477,999
Other languages
English (en)
Inventor
Hiroshi Hikichi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Assigned to NIPPON ELECTRIC CO., LTD. reassignment NIPPON ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: HIKICHI, HIROSHI
Application granted granted Critical
Publication of US4689618A publication Critical patent/US4689618A/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions

Definitions

  • the present invention relates to a display apparatus, and more particularly to a display apparatus which is dynamically driven by a time-division system.
  • the display apparatus of a dynamic driving type employing the time-division system requires digit information for selecting a digit to be displayed and display information to be supplied to the selected digit. Since the digit signals are selectively sent to the display elements at the respective digits, independent signal lines must be separately provided to the respective display elements. On the other hand, the display information signals are transmitted through common signal lines to all the display elements in common.
  • This dynamic driving is effective for a multidigit display apparatus employing, as display elements, fluorescent display panels, plasma display panels, light emitting diodes, or the like. In the multidigit display apparatus of the dynamic-driving type, the digit signal must be applied to the display element at the selected digit only at one instant.
  • the apparatus inevitably has both the stray capacitances of display elements and the wiring capacitances of the signal lines. These capacitances force rise and fall of the digit signal pulse to become slow. Therefore, it is very difficult to prevent overlap of one digit signal pulse with the adjacent digit signal pulses. It has accordingly been common practice to shorten the active period of each digit signal pulse in consideration of the rise time and/or fall time thereof. With the shortened active period, the overlap of the digit signal pulses can be avoided.
  • the display luminance is also markedly lowered to make the recognition of the displayed content difficult.
  • the rise time and/or fall time of the digit signal pulses are not always constant, but they depend upon the lengths of the corresponding signal lines and the number of the display elements to be coupled to the signal lines. This brings about the disadvantage that a large number of digit signal control circuits for controlling the active periods conforming with the kind of the display elements and the number of the display elements are needed.
  • An object of the present invention is to provide a display apparatus in which the active periods of display control signals can be easily varied.
  • Another object of the present invention is to provide a display apparatus in which the active periods of digit signals can be programmably varied.
  • Still another object of the present invention is to provide a display apparatus in which erroneous display or the flickering of display does not occur.
  • Yet another object of the present invention is to provide a display apparatus which has a circuitry controling the interdigital separation of display control signals without remarkably lowering the luminance of display.
  • a further object of the present invention is to provide a display apparatus which can programmably change the luminance of display.
  • a still further object of the present invention is to provide a display apparatus in which a digit signal and/or a display information signal for a selected display element is prevented from affecting the adjacent elements.
  • a display apparatus comprises a display device which includes a plurality of display elements, a first circuit which generates at least one digit signal to select one of the display elements in time division, a second circuit which generates at least one display information signal to determine the content of display of the selected display element, a first control circuit for applying the digit signal and the display information signal to the display elements, and a second control circuit for changing an application period of either one or both of the digit signal and the display information signal to be applied to the display elements.
  • the application period of the digit signal and/or the display information signal to the display elements can be varied at will by the second control circuit. That is, the active period of either one or both of the digit signal and the display information signal can be programmably varied by controlling its or their application period. For example, the start timing of the application of the signal are controlled, or the end timing thereof are controlled, whereby the desired active period of the signal can be easily obtained. Of course, both the start timing and the end timing may be controlled as well.
  • the length of the active period of the display control signals i.e. the digit signal and/or the display information signal
  • the control circuitry of this invention is of general-purpose and, further, realizes good display without incurring a significant lowering of the luminance.
  • the end timing of the digit signal and/or the display information signal of the preceding element and/or the start timing of the digit signal and/or the display information signal of the succeeding element can be controlled uniquely or independently of each other, so that the mutual interference of the signals for the respective display elements can be prevented. Accordingly, any of erroneous display, display flickering, double display etc. are also prevented.
  • the active period in accordance with the brightness in the circumstances in which the display apparatus is placed the optimum luminance of display meeting the circumstances can be established.
  • FIG. 1(a) is a block diagram of a display section in a known multidigit display apparatus, while FIG. 1(b) is a timing chart of display information signals and digit signals which are supplied to the display section;
  • FIG. 2 is a timing chart of digit signals and display information signals for explaining erroneous display
  • FIG. 3 is a timing chart showing digit signals of shortened active periods
  • FIG. 4(a) is a block diagram showing an embodiment of the present invention, while FIG. 4(b) is a timing chart thereof;
  • FIG. 5 is a block diagram showing another embodiment of the present invention.
  • FIG. 6 is a block diagram showing still another embodiment of the present invention.
  • FIG. 7 is a timing chart for explaining operations in the embodiment of FIG. 6.
  • FIG. 8 is a block diagram showing yet another embodiment of the present invention.
  • FIG. 1(a) is a block diagram of a display section in a prior-art display apparatus.
  • a 7-segment multidigit display element constructed of light emitting diodes is exemplified as a display device.
  • Display elements in a number of n are arrayed in series, and the respective elements are sequentially selected and activated by digit signals T 1 -T n which are generateed by time division.
  • Each of the elements consists of 7 segments, which are respectively supplied with segment signals S 1 -S 7 produced in accordance with display information transferred from, for example, a microprocessor.
  • the segment signals are supplied to all the elements in common.
  • the digit signal T 1 when the digit signal T 1 is at an active level (for example, high level), the information St 1 to be displayed at the leftmost element of the display unit 1, are supplied as segment signals S 1 -S 2 , whereby the information St 1 is displayed at the leftmost element during the active level of the digit signal T 1 .
  • the digit signal T 2 for selecting the adjacent element assumes the active level and display information St 2 is supplied as segment signals S 1 -S 7 in synchronism with the digit signal T 2 , whereby the next information St 2 is displayed at the second digit as reckoned from the leftmost digit. Similar operations are subsequently performed as to the sequentially generated digit signals T 3 -T n .
  • the digit signals T 1 -T n and the segment signals St 1 -St n are generated sequentially and continuously at a speed of, e.g., about 500 Hz, it seems to the human eyes that the desired information are simultaneously indicated on all the provided display elements.
  • S 1 -S 7 represent display information St 1 and St 2 each consisting of 7 segment signals.
  • T 1 and T 2 represent digit signals of a first digit and a second digit adjacent to the first digit.
  • the display information is prepared by a display processor such as a microprocessor, and the phenomenon in which the signals of information ST 1 and the signals of information St 2 overlap arises at the point, at which the two display information signals switch over.
  • the digit signals are produced by decoding outputs from a counter.
  • the start timing of the digit signal can be controlled with the open drain output of the transistor, and hence, the rising-up thereof can be made comparatively sharp.
  • the falling-down of the digit signal is controlled by a pull-down resistor connected to a signal line, and therefore, it becomes a slowly-changing waveform over a long period.
  • the existence of the capacitance of the display elements (for example, grid capacitance in a fluorescent display panel) and wiring capacitance of the signal line produces a slow transition in the falling waveform as illustrated at T 1 in FIG. 2. Such a slow transition develops similarly even when other circuitry is used.
  • the timing point t 1 is the theoretical end point of the digit signal T 1 and is also the theoretical start point of the digit signal T 2 .
  • the display information also are switched from St 1 over to St 2 at this timing point t 1 .
  • the information St 1 to be indicated at the leftmost element is displayed on the second element for a moment.
  • a further disadvantage is that, in a time interval b in which the display information St 2 to be displayed on the second element is supplied before the digit signal T 1 for the leftmost element disappears, the information St 2 is faintly indicated at the first element as erroneous display. In a case where the respective elements have short display cycles and are driven at high speed, double display is manifested.
  • the control of the display luminance is an important factor, and it is desired that information can be indicated at a luminance conforming to the background lighting. Accordingly, even when the successive digit signals are prevented from overlapping, it is required to set the active period and separate the digit signals in consideration of the luminance in accordance with the surroundings.
  • FIG. 4(a) is a block diagram showing an embodiment of the present invention.
  • a display device 1 has display blocks of n elements D 1 -D n , and it is coupled with a digit signal generator circuit 2 and a display information generator circuit 3.
  • the digit signal generator circuit 2 is coupled with the display device 1 so that n digit signals T 1 -T n can be sequentially supplied to the corresponding elements D 1 -D n in time division.
  • the display information generator circuit 3 is commonly coupled to all display elements D 1 -D n in the display device 1 so that generated segment information S can be transferred to the respective elements of the display device 1 in common. Such arrangement is the same as in the prior-art display apparatus.
  • This embodiment comprises an active period control circuit 4 which is coupled to the digit signal generator circuit 2 and which delivers a control signal 5 for controlling an active period of each digit signals T 1 -T n .
  • the digit signal generator circuit 2 produces each digit signals T 1 -T n only when the control signal 5 is applied to this circuit 2.
  • the embodiment comprises an active period set circuit 6 which is coupled to the active period control circuit 4 and which delivers the signal 7 instructive of the output period of the control signal 5.
  • the control signal 5 is applied to the digit signal generator circuit 2 in response to the signal 7. That is, the digit signals T 1 -T n are respectively produced and supplied to the corresponding elements of the display device 1 during the period determined by the control signal 5.
  • the active period set circuit 6 changes the output period of the control signal 5 in accordance with the number of display elements and/or the size of an element to be used and/or circumstances in which the display apparatus is used.
  • the active period control circuit 4 may have the function of delivering the control signal 5 when the signal 7 is at a predetermined voltage level, and stopping the delivery of the control signal 5 when the voltage level of the signal has changed. It can be constructed of, for example, a set-reset flip-flop circuit.
  • the active period set circuit 6 should desirably have the function of programmably controlling a set timing and/or a reset timing of the flip-flop allotted output period of the digit signal.
  • This circuit 6 includes, for example, a first program counter and a second program counter, both of them beginning a count operation in response to a signal which designates the theoretical end point (the timing point t 1 as shown in FIG. 2) or a theoretical start point equal to the timing point t 1 determined by the apparatus having a large number of display elements or/and a large size of display elements.
  • the first program counter outputs the reset signal at the time when the count operation for the preset data thereof has been finished.
  • the second program counter outputs the set signal at the time when the count operation for the preset data thereof has been finished.
  • the first program counter and the second program counter can count a maximum of 10 clock periods in response to the timing signal t 1 and output the reset signal and the set signal, respectively, when the count operation of preset value have been finished.
  • FIGS. 4(a) and 4(b) have illustrated the example in which the operation of the digit signal generator circuit 2, in other words, the production of the digit signal, is controlled by the control signal 5.
  • a gate circuit 8 may well be interposed between the digit signal generator circuit 2 and the display device 1 as shown in FIG. 5.
  • the control signal 5 is supplied to the gate circuit 8, whereby the application period of the digit signal to be applied to the display device 1 is controlled.
  • FIG. 6 Another embodiment of the present invention is shown in FIG. 6.
  • the digit signal generator circuit and the control portions therefor will be described in detail and the display information generator circuit is omitted.
  • a binary counter 10 executes a counting operation is synchronism with a clock signal CLK.
  • the count value of the binary counter 10 is applied to a comparator 12 and another comparator 13 in common.
  • the comparator 12 compares the count value of the binary counter 10 with the content of a register 14, and sets a flip-flop 15 when both the values have coincided.
  • the comparator 13 compares the count value of the binary counter 10 with the two's complement value of the content of the register 14, and resets the flip-flop 15 when both the values have coincided.
  • a complement producing circuit 19 converts the content of the register 14 into the two's complement values, which is applied to the comparator 13.
  • the flip-flop 15 provides a high level signal in response to the set signal, and a low level signal in response to the reset signal. Meanwhile, the final output signal of the binary counter 10 is applied to a counter 16, which executes a counting operation in synchronism with the final output signal of the binary counter 10.
  • the content of the counter 16 is applied to a decoder 17, which generates digit signals T 1 '-T n ' in succession in accordance with the content of the counter 16.
  • Each of the digit signals T 1 '-T n ' becomes one input signal of the corresponding one of AND circuits 18-1 to 18-n, while the other inputs of the AND circuits 18-1 to 18-n are supplied with the output Q of the flip-flop 15 in common.
  • FIG. 7 shows a timing chart of the operations.
  • the binary counter 10 is supplied with the clock signal CLK as shown in FIG. 7, and the outputs of the respective stages 10-1, 10-2 and 10-3 of the binary counter 10 become waveforms shown at 10-1, 10-2 and 10-3 in FIG. 7. Accordingly, the content of the binary counter 10 sequentially repeats counts "0"-"7".
  • the register 14 is assumed to store a set value "1" therein.
  • the comparator 12 sets the flip-flop 15 when the content of the binary counter 10 has become "1".
  • the output Q of the flip-flop 15 assumes the high level.
  • the comparator 13 resets the flip-flop 15 when the content of the binary counter 10 has coincided with the two's complement value of the set value in the register 14, namely, "7".
  • the output Q of the flip-flop 15 assumes the low level in response to the output of the comparator 13.
  • the output Q of the flip-flop 15 accordingly becomes a signal which changes to the high level when the content of the binary counter 10 has become "1" and to the low level when it has become "7", as illustrated in FIG. 7.
  • the counter 16 generates the digit signals T 1 '-T n ' shown in FIG.
  • the output Q of the flip-flop 15 becomes the high level when the content of the binary counter 10 is "2". It becomes the low level when the content of the binary counter 10 is the two's complement of the set values of the register 14, namely, "6". Accordingly, the digit signals T 1 -T n have the active (high level) periods made narrower as indicated by broken lines in FIG. 7. That is, even when a large-sized display unit is driven in which the digit and display information signals might have very slow transitions, correct display free from the erroneous display can be obtained.
  • the content of the register 14 may be manually set by external terminals or the like, or may be automatically set by an instruction from a CPU (central processing unit) or the like. While, in the above description, the binary counter and the register have been exemplified as having the 3-bit arrangements, they may be constructed with any desired number of bits.
  • FIG. 8 shows still another embodiment of the present invention.
  • the control of digit signals is performed by means of a microprocessor.
  • a display device 20 having n display blocks D 1 -D n is coupled with a display information generator circuit 23, and the respective digits thereof are supplied with display segment information in common.
  • the segment information are fed to the digits selected in time division by digit signals T 1 -T n which are the outputs of AND gates A 1 -A n .
  • the digit signals are successively produced by decoding the content of a counter 22 by means of a decoder 21.
  • the transmission of these digit signals to the display device is controlled by the output Q of a flip-flop 24 entering one input of each of all the AND gates.
  • the flip-flop 24 has its output controlled by a first comparator 25 coupled to the set terminal thereof and a second comparator 26 coupled to the reset terminal thereof.
  • the first comparator 25 and the second comparator 26 have comparison values set therein separately by a microprocessor 27.
  • the timing of this setting is controlled by the output 29 of a frequency divider 28, and the comparison values are set in registers within the comparators each time the frequency division output 29 is generated.
  • the frequency divider 28 performs a frequency dividing operation on the basis of a clock signal 30 supplied from the microprocessor 27, and generates the output at a predetermined frequency division ratio (equal to a frame period per display digit) and also acts as a counter of the clock signal 30.
  • the respective comparison values independent of each other are set in the comparators 25 and 26 at the starting point of the allotted frame period to each display digits.
  • the set comparison values are compared with the value of the clock counter in the frequency divider 28. When they have coincided, the comparators 25 and 26 provide outputs.
  • the first comparator 25 determines the rises (starting points) of the digit signals T 1 -T n to be transmitted to the display blocks, while the second comparator 26 determines the falls (end points) thereof.
  • this embodiment can determine the transmission start timing and end timing of each digit signal independently of each other and is especially effective for display elements each having rise and fall characteristics which are not similar.
  • Similar means may be used for controlling the display information signals, not the digit signals. Both the digit signals and the display information signals may be controlled as well.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
US06/477,999 1982-03-23 1983-03-23 Display apparatus time-division controlled in a dynamic driving system Expired - Lifetime US4689618A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57045861A JPS58162988A (ja) 1982-03-23 1982-03-23 表示装置
JP57-45861 1982-03-23

Publications (1)

Publication Number Publication Date
US4689618A true US4689618A (en) 1987-08-25

Family

ID=12730990

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/477,999 Expired - Lifetime US4689618A (en) 1982-03-23 1983-03-23 Display apparatus time-division controlled in a dynamic driving system

Country Status (4)

Country Link
US (1) US4689618A (ja)
EP (1) EP0089688B1 (ja)
JP (1) JPS58162988A (ja)
DE (1) DE3381963D1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4962375A (en) * 1987-03-27 1990-10-09 Hitachi, Ltd. Driving circuit for a light emitting diode array
US5250939A (en) * 1990-11-30 1993-10-05 Victor Company Of Japan, Ltd. Drive apparatus for optical element array
US6323832B1 (en) * 1986-09-27 2001-11-27 Junichi Nishizawa Color display device

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4709995A (en) * 1984-08-18 1987-12-01 Canon Kabushiki Kaisha Ferroelectric display panel and driving method therefor to achieve gray scale
DE3643962A1 (de) * 1986-12-22 1988-06-30 Diehl Gmbh & Co Verfahren zum steuern einer anzeigeeinrichtung und anzeigeeinrichtung
GB2210720A (en) * 1987-10-09 1989-06-14 Eric Cheng LED displays
JPH05220476A (ja) * 1992-02-12 1993-08-31 Hitachi Plant Eng & Constr Co Ltd 純水の製造方法及び装置
DE10109157A1 (de) 2001-02-24 2002-09-26 Diehl Ako Stiftung Gmbh & Co Schaltungsanordnung zur Ansteuerung einer Anzeige

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4001699A (en) * 1975-09-15 1977-01-04 Burroughs Corporation Bar graph digital interface circuit
US4090189A (en) * 1976-05-20 1978-05-16 General Electric Company Brightness control circuit for LED displays
US4207734A (en) * 1977-01-03 1980-06-17 Hughes Aircraft Company LED Digital watch with user control of display timing and brightness
US4242679A (en) * 1977-09-13 1980-12-30 Kabushiki Kaisha Suwa Seikosha Liquid crystal display mechanism
US4278325A (en) * 1977-12-12 1981-07-14 Kabushiki Kaisha Daini Seikosha Electronic timepiece
US4340889A (en) * 1980-08-06 1982-07-20 Ford Motor Company Method and apparatus for coordinate dimming of electronic displays
US4462026A (en) * 1981-12-17 1984-07-24 Westinghouse Electric Corp. Electronic display apparatus using time multiplexed data and control signals
US4542379A (en) * 1979-11-29 1985-09-17 Tokyo Shibaura Denki Kabushiki Kaisha Circuit for driving a display device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2158012C3 (de) * 1970-11-25 1974-05-09 Omron Tateisi Electronics Co., Kyoto (Japan) Schaltungsanordnung im Anzeigeteil eines Elektronenrechners
JPS4869434A (ja) * 1971-12-22 1973-09-20
JPS51103734A (ja) * 1975-03-10 1976-09-13 Matsushita Electric Ind Co Ltd Hyojikikidochoseikairo
JPS5333330A (en) * 1976-09-09 1978-03-29 Matsushita Electric Ind Co Ltd Lead battery
DE2745817A1 (de) * 1977-10-12 1979-04-26 Itt Ind Gmbh Deutsche Schaltungsanordnung fuer den multiplexbetrieb von alphanumerischen anzeige-einheiten

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4001699A (en) * 1975-09-15 1977-01-04 Burroughs Corporation Bar graph digital interface circuit
US4090189A (en) * 1976-05-20 1978-05-16 General Electric Company Brightness control circuit for LED displays
US4207734A (en) * 1977-01-03 1980-06-17 Hughes Aircraft Company LED Digital watch with user control of display timing and brightness
US4242679A (en) * 1977-09-13 1980-12-30 Kabushiki Kaisha Suwa Seikosha Liquid crystal display mechanism
US4278325A (en) * 1977-12-12 1981-07-14 Kabushiki Kaisha Daini Seikosha Electronic timepiece
US4542379A (en) * 1979-11-29 1985-09-17 Tokyo Shibaura Denki Kabushiki Kaisha Circuit for driving a display device
US4340889A (en) * 1980-08-06 1982-07-20 Ford Motor Company Method and apparatus for coordinate dimming of electronic displays
US4462026A (en) * 1981-12-17 1984-07-24 Westinghouse Electric Corp. Electronic display apparatus using time multiplexed data and control signals

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6323832B1 (en) * 1986-09-27 2001-11-27 Junichi Nishizawa Color display device
US4962375A (en) * 1987-03-27 1990-10-09 Hitachi, Ltd. Driving circuit for a light emitting diode array
US5250939A (en) * 1990-11-30 1993-10-05 Victor Company Of Japan, Ltd. Drive apparatus for optical element array

Also Published As

Publication number Publication date
EP0089688A2 (en) 1983-09-28
EP0089688B1 (en) 1990-10-31
EP0089688A3 (en) 1987-05-13
JPH0245196B2 (ja) 1990-10-08
JPS58162988A (ja) 1983-09-27
DE3381963D1 (de) 1990-12-06

Similar Documents

Publication Publication Date Title
US5623278A (en) Drive circuit for a display apparatus
KR100477624B1 (ko) 액정 표시 제어 회로
US5021775A (en) Synchronization method and circuit for display drivers
GB1260501A (en) Traveling message display
US4689618A (en) Display apparatus time-division controlled in a dynamic driving system
KR0156804B1 (ko) 데이타 인에이블 신호를 이용하여 바이오스에 관계없이 프리챠지를 하는 스타트 펄스 버티컬 신호 생성기
US3973254A (en) Arrangement for a dynamic display system
US4005404A (en) Circuit for controlling a display device
US4404644A (en) Waveform generator
US3761766A (en) Electronic indicia display system
JP2788401B2 (ja) 表示装置
KR900005116B1 (ko) 평면 표시장치
KR920007931Y1 (ko) 기체방전형 표시장치의 스캔라인 구동회로
US11074854B1 (en) Driving device and operation method thereof
JPH0895530A (ja) 液晶表示装置
US4225847A (en) Display circuit
US5248962A (en) Display driver providing positive off-states
SU987669A1 (ru) Устройство дл цифровой индикации
JP3128475B2 (ja) 蛍光表示管駆動回路
SU1387040A1 (ru) Устройство дл отображени информации
KR940004182Y1 (ko) 경사체 글자체 표시장치
JP2758840B2 (ja) 輝度調整回路
JP2669334B2 (ja) 表示駆動装置
TW202244878A (zh) 發光二極體顯示驅動裝置及其運作方法
KR100670529B1 (ko) 영상 신호 드라이빙 방법

Legal Events

Date Code Title Description
AS Assignment

Owner name: NIPPON ELECTRIC CO., LTD., 33-1, SHIBA GOCHOME, MI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:HIKICHI, HIROSHI;REEL/FRAME:004724/0023

Effective date: 19830318

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013758/0440

Effective date: 20021101