US4405995A - Semiconductor memory drive - Google Patents

Semiconductor memory drive Download PDF

Info

Publication number
US4405995A
US4405995A US06/295,617 US29561781A US4405995A US 4405995 A US4405995 A US 4405995A US 29561781 A US29561781 A US 29561781A US 4405995 A US4405995 A US 4405995A
Authority
US
United States
Prior art keywords
gate electrode
insulating layer
electrode
erasing
semiconductor memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/295,617
Inventor
Kazunari Shirai
Izumi Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SHIRAI, KAZUNARI, TANAKA, IZUMI
Application granted granted Critical
Publication of US4405995A publication Critical patent/US4405995A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels

Definitions

  • the present invention relates to an improvement in a semiconductor memory device called an "EPROM” (erasable programmable read only memory).
  • EPROM erasable programmable read only memory
  • U.S. Pat. No. 3,825,946 discloses the EPROM device which can be charged or discharged electrically.
  • a second gate and a third gate are adapted so as to cooperatively enable a discharge to take place from a floating gate due to avalanche injection through an insulating layer having a thickness of about 500 to 1,000 angstroms.
  • a positive pulse of a high voltage e.g., approximately 35 volts is applied to the second gate, with the third gate and the substrate grounded.
  • a positive pulse of a similarly high voltage is applied to the second and third gates, with the substrate grounded.
  • application of a high voltage at a time during which the floating gate is charged and discharged is liable to cause a breakdown. If the floating gate is charged by applying a low voltage, no breakdown is caused even when a high voltage is applied to discharge the floating gate.
  • two electrodes for high and low voltages, respectively, must be provided. If both a charge and a discharge of the floating gate is conducted at a relatively low voltage, reliability of the writing and erasing would be reduced.
  • an improved semiconductor memory device which comprises a first gate electrode in an electrically floating state, at least a part of which confronts a channel region of a semiconductor device and which is separated by an insulating layer from the channel region. Also includes is a second gate electrode comprising a control electrode, at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode. Furthermore, a third gate electrode is included comprising an erasing electrode, at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode.
  • Said insulating layer separating at least a part of the erasing electrode from the first gate electrode, has a thickness sufficient to allow the passage of charge from the first gate electrode to the erasing electrode through a tunneling effect, thereby discharging the first gate electrode.
  • FIGS. 1A through 6A and 1B through 6B are diagrams illustrating manufacturing steps for one embodiment of the semiconductor memory device of the present invention.
  • FIGS. 1A through 6A are top plan views showing a main part of the device and FIGS. 1B through 6B are cross-sectional views thereof.
  • Boron ions (B + ) are injected in a silicon (Si) semiconductor substrate 1 in a dose of, for example, about 1 ⁇ 10 13 ions per cm 2 according to an ion implantation method to form a p + type channel cut region 2.
  • Arsenic ions are injected in a dose of, for example, about 5 ⁇ 10 15 per cm 2 according to the ion implantation method to form an n + type region 3 for a line for a power power source Vss having a ground potential level.
  • a silicon dioxide (SiO 2 ) field insulating layer 4 having a thickness of, for example, about 5,000 to about 10,000 A is formed, for example, according to a selective thermal oxidation method using a silicon nitride (Si 3 N 4 ) film mask. When the mask is removed, the surface of an active region of the substrate 1 is exposed.
  • a first insulating layer 5 of silicon dioxide having a thickness of about 700 to about 1,000 A is formed on the exposed surface of the active region of the substrate 1, for example, according to the thermal oxidation method.
  • a polycrystalline silicon layer 6, forming a first gate electrode having an electrically floating state, is formed in a thickness of about 4,000 to about 5,000 A, for example, according to a chemical vapor phase deposition method.
  • a silicide of a refractory metal such as molybdenum silicide or tungsten silicide, may be used.
  • the polycrystalline silicon layer 6 and the silicon dioxide insulating layer 5 are patterned according to a photolithographic technique.
  • a second silicon dioxide insulating layer 7 having a thickness of about 800 to about 1,000 A is formed on the exposed surface of the active region of the substrate 1 and on the polycrystalline silicon layer 6, for example, according to the thermal oxidation method.
  • the second polycrystalline silicon layer 8 and the second insulating layer 7 are patterned according to the photolithographic technique.
  • the portion of the second silicon dioxide layer 7 formed on the polycrystalline silicon layer 6 in the above-mentioned step (7), which portion has not been covered with the polycrystalline silicon layer 8 in the above-mentioned step (8), is removed whereby a portion of the polycrystalline silicon layer 6 is exposed.
  • a third insulating layer 9 of silicon dioxide is grown to a thickness of, for example, about 50 to about 300 A, according to the thermal oxidation method on the exposed surface of the polycrystalline silicon layer 8, on the exposed surface of the polycrystalline silicon layer 6 and on the exposed surface of the substrate 1.
  • the third insulating layer 9 of silicon dioxide should have a thickness sufficient for the passage of electrons from the first polycrystalline silicon layer 6 (i.e., first gate electrode) to a third polycrystalline silicon layer 10 (i.e., an erasing or third electrode to be formed on the third insulating layer 9) through a tunneling effect.
  • the tunnelling of the electrons discharging the first gate electrode 6, when the written information is erased in the resulting memory device.
  • the thickness of the third insulating layer 9 should preferably be maintained at least at a part of a side wall 6' of the first polycrystalline silicon layer 6.
  • Such thickness for the intended passage of electrons by the tunnel effect is usually in the range of from 50 to 300 A, more preferably from 100 to 200 A.
  • a polycrystalline silicon layer 10 for the third gate electrode (i.e., the erasing electrode) is grown to a thickness of about 4,000 A according to the chemical vapor phase decomposition method.
  • the polycrystalline silicon layer 10 and the third insulating layer 9 are patterned according to the photolithographic technique.
  • Arsenic ions are injected according to the ion implantation method or other appropriate technique to form an n + type line region 11.
  • An insulating layer 12 of phosphosilicate glass or silicon dioxide is formed with a thickness of, for example, about 1 micron according to the chemical vapor phase deposition method.
  • the insulating layer 12 is patterned according to the photolithographic technique to form electrode contact windows 12A.
  • An aluminum (Al) film having a thickness of, for example, about 1 micron is formed according to a vacuum evaporation deposition method, and the aluminum film is patterned according to the photolithographic technique to form a bit line electrode lead 13.
  • FIGS. 6A and 6B a semiconductor memory device is obtained as illustrated in FIGS. 6A and 6B.
  • this device one or more pairs of the first gate electrodes 6 and one or more pairs of the control electrodes 8 are disposed so that the two first gate electrodes 6 in each pair are symmetric to each other, relative to the erasing electrode 10; and the two control electrodes 8 in each pair are also symmetric to each other, relative to the erasing electrode 10.
  • the device which has been fabricated according to the above procedures is operated as follows.
  • the polycrystalline silicon layer 10 for the third gate electrode which acts as a charge-releasing gate or an erasing electrode, and the n + type region 3 acting, as a source region, are maintained at the same potential level (ground potential level).
  • a positive high voltage is applied to the polycrystalline silicon layer 8 for the second gate electrode which acts as a control gate, whereby electrons are injected into the polycrystalline silicon layer 6 for the first floating gate electrode and the first floating gate electrode 6 is charged.
  • the high voltage applied is usually in the range of from about 20 to about 30 volts, preferably from about 20 to about 25 volts.
  • the polycrystalline silicon layer 10 for the third gate electrode which acts as a charge-releasing gate, is maintained at the ground potential level.
  • a voltage of, for example, +5 V is applied to the polycrystalline silicon layer 8 forming the second gate electrode and a voltage of, for example, +1 V is applied to the aluminum lead 13, which acts as a bit line to read a difference of a threshold voltage (Vth) among respective memory cells.
  • Vth threshold voltage
  • the high voltage is applied to both the polycrystalline silicon layer 8, forming the second gate electrode which acts as a control gate, and the polycrystalline silicon layer 10, forming the third gate electrode which acts as a charge-releasing gate.
  • the positive high voltage can also be applied only to the polycrystalline silicon layer 10 forming the third gate electrode.
  • the application of the high voltage allows the charge accumulated in the polycrystalline silicon layer 6 for the first gate electrode to be released.
  • the voltage applied in this erasing stage may be approximately the same as that applied in the above-mentioned writing stage, that is, usually in the range of from about 20 to about 30 volts, preferably from about 20 to about 25 volts.
  • This release of charge from the polycrystalline silicon layer 6 forming the first gate electrode and the passing of the charge to the polycrystalline silicon layer 10, forming the third gate electrode, is accomplished by utilizing the tunnel effect.
  • the tunnel effect is generated, because the intervening insulating layer 9 is very thin, that is, 50 to 300 A.
  • an improved EPROM device comprising (i) a first gate electrode in an electrically floating state, at least a part of which confronts a channel region of a semiconductor substrate and which is separated by a thin insulating layer from the channel region; (ii) a second gate electrode (i.e., a control electrode), at least a part of which confronts the first gate electrode and is separated by a thin insulating layer from the first gate electrode; and (iii) a third gate electrode (i.e., an erasing electrode), at least a part of which confronts the first gate electrode (and, preferably, also the second gate electrode) and which is separated by a very thin insulating layer.
  • charge accumulated in the first gate electrode i.e., the floating gate
  • a relatively low voltage i.e., about 20 to about 30 volts

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

An improved semiconductor memory device is provided, which has: (i) a first gate electrode in an electrically floating state, at least a part of which confronts a channel region of a semiconductor device and which is separated by an insulating layer from the channel region; (ii) a second gate electrode (i.e., a control electrode), at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode; and (iii) a third gate electrode (i.e., an erasing electrode), at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode. The insulating layer, separating at least a part of the erasing electrode from the first gate electrode, has a thickness (usually 50 to 300 A) sufficient to allow the passage of charges from the first gate electrode to the erasing electrode through a tunneling effect, thereby discharging the first gate electrode.

Description

BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to an improvement in a semiconductor memory device called an "EPROM" (erasable programmable read only memory).
(2) Description of the Prior Art
In most conventional EPROM devices, information is electrically written or stored, and the written or stored information can be erased by irradiation with ultraviolet rays so that repeated use of the device is possible.
Recently, research has been performed on EPROM devices in which both the writing and erasing of information can be performed electrically. As these EPROM devices can be handled very easily, the structure, especially the structure of the package, can be simplified. For example, U.S. Pat. No. 3,825,946 discloses the EPROM device which can be charged or discharged electrically. In this device, a second gate and a third gate are adapted so as to cooperatively enable a discharge to take place from a floating gate due to avalanche injection through an insulating layer having a thickness of about 500 to 1,000 angstroms. To discharge the floating gate, a positive pulse of a high voltage (e.g., approximately 35 volts) is applied to the second gate, with the third gate and the substrate grounded. To charge the floating gate, a positive pulse of a similarly high voltage is applied to the second and third gates, with the substrate grounded. However, application of a high voltage at a time during which the floating gate is charged and discharged is liable to cause a breakdown. If the floating gate is charged by applying a low voltage, no breakdown is caused even when a high voltage is applied to discharge the floating gate. However, in this case, two electrodes for high and low voltages, respectively, must be provided. If both a charge and a discharge of the floating gate is conducted at a relatively low voltage, reliability of the writing and erasing would be reduced.
SUMMARY OF THE INVENTION
It is a primary object of the present invention to provide an EPROM device in which electric writing and erasing can be performed with high reliability and which can be easily fabricated by application of a conventional technique.
Other objects and advantages will be apparent from the following description.
In accordance with the present invention, there is provided an improved semiconductor memory device which comprises a first gate electrode in an electrically floating state, at least a part of which confronts a channel region of a semiconductor device and which is separated by an insulating layer from the channel region. Also includes is a second gate electrode comprising a control electrode, at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode. Furthermore, a third gate electrode is included comprising an erasing electrode, at least a part of which confronts the first gate electrode and is separated by an insulating layer from the first gate electrode. Said insulating layer, separating at least a part of the erasing electrode from the first gate electrode, has a thickness sufficient to allow the passage of charge from the first gate electrode to the erasing electrode through a tunneling effect, thereby discharging the first gate electrode.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will now be described with reference to the accompanying drawings.
FIGS. 1A through 6A and 1B through 6B are diagrams illustrating manufacturing steps for one embodiment of the semiconductor memory device of the present invention. FIGS. 1A through 6A are top plan views showing a main part of the device and FIGS. 1B through 6B are cross-sectional views thereof.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
The steps used for manufacturing a semiconductor memory device according to the present invention will be described with reference to the drawings.
FIGS. A1 AND 1B
(1) Boron ions (B+) are injected in a silicon (Si) semiconductor substrate 1 in a dose of, for example, about 1×1013 ions per cm2 according to an ion implantation method to form a p+ type channel cut region 2.
(2) Arsenic ions (As+) are injected in a dose of, for example, about 5×1015 per cm2 according to the ion implantation method to form an n+ type region 3 for a line for a power power source Vss having a ground potential level.
(3) A silicon dioxide (SiO2) field insulating layer 4 having a thickness of, for example, about 5,000 to about 10,000 A is formed, for example, according to a selective thermal oxidation method using a silicon nitride (Si3 N4) film mask. When the mask is removed, the surface of an active region of the substrate 1 is exposed.
FIGS. 2A AND 2B
(4) A first insulating layer 5 of silicon dioxide having a thickness of about 700 to about 1,000 A is formed on the exposed surface of the active region of the substrate 1, for example, according to the thermal oxidation method.
(5) A polycrystalline silicon layer 6, forming a first gate electrode having an electrically floating state, is formed in a thickness of about 4,000 to about 5,000 A, for example, according to a chemical vapor phase deposition method. Instead of the polycrystalline silicon, a silicide of a refractory metal, such as molybdenum silicide or tungsten silicide, may be used.
(6) The polycrystalline silicon layer 6 and the silicon dioxide insulating layer 5 are patterned according to a photolithographic technique.
FIGS. 3A AND 3B
(7) A second silicon dioxide insulating layer 7 having a thickness of about 800 to about 1,000 A is formed on the exposed surface of the active region of the substrate 1 and on the polycrystalline silicon layer 6, for example, according to the thermal oxidation method.
(8) A polycrystalline silicon layer 8, forming a second gate electrode (i.e., the control electrode), is grown to a thickness of about 4,000 to about 5,000 A according to the chemical vapor phase deposition method.
(9) The second polycrystalline silicon layer 8 and the second insulating layer 7 are patterned according to the photolithographic technique. Thus, the portion of the second silicon dioxide layer 7 formed on the polycrystalline silicon layer 6 in the above-mentioned step (7), which portion has not been covered with the polycrystalline silicon layer 8 in the above-mentioned step (8), is removed whereby a portion of the polycrystalline silicon layer 6 is exposed.
FIGS. 4A AND 4B
(10) A third insulating layer 9 of silicon dioxide is grown to a thickness of, for example, about 50 to about 300 A, according to the thermal oxidation method on the exposed surface of the polycrystalline silicon layer 8, on the exposed surface of the polycrystalline silicon layer 6 and on the exposed surface of the substrate 1.
The third insulating layer 9 of silicon dioxide should have a thickness sufficient for the passage of electrons from the first polycrystalline silicon layer 6 (i.e., first gate electrode) to a third polycrystalline silicon layer 10 (i.e., an erasing or third electrode to be formed on the third insulating layer 9) through a tunneling effect. The tunnelling of the electrons discharging the first gate electrode 6, when the written information is erased in the resulting memory device. The thickness of the third insulating layer 9 should preferably be maintained at least at a part of a side wall 6' of the first polycrystalline silicon layer 6. Such thickness for the intended passage of electrons by the tunnel effect is usually in the range of from 50 to 300 A, more preferably from 100 to 200 A.
(11) A polycrystalline silicon layer 10 for the third gate electrode (i.e., the erasing electrode) is grown to a thickness of about 4,000 A according to the chemical vapor phase decomposition method.
(12) The polycrystalline silicon layer 10 and the third insulating layer 9 are patterned according to the photolithographic technique.
FIGS. 5A AND 5B
(13) Arsenic ions are injected according to the ion implantation method or other appropriate technique to form an n+ type line region 11.
(14) An insulating layer 12 of phosphosilicate glass or silicon dioxide is formed with a thickness of, for example, about 1 micron according to the chemical vapor phase deposition method.
(15) The insulating layer 12 is patterned according to the photolithographic technique to form electrode contact windows 12A.
FIGS. 6A AND 6B
(16) An aluminum (Al) film having a thickness of, for example, about 1 micron is formed according to a vacuum evaporation deposition method, and the aluminum film is patterned according to the photolithographic technique to form a bit line electrode lead 13.
(17) Then, a cover film, electrode windows and the like are formed according to customary techniques. Thus, a semiconductor memory device is obtained as illustrated in FIGS. 6A and 6B. In this device one or more pairs of the first gate electrodes 6 and one or more pairs of the control electrodes 8 are disposed so that the two first gate electrodes 6 in each pair are symmetric to each other, relative to the erasing electrode 10; and the two control electrodes 8 in each pair are also symmetric to each other, relative to the erasing electrode 10.
The device which has been fabricated according to the above procedures is operated as follows.
Writing
The polycrystalline silicon layer 10 for the third gate electrode, which acts as a charge-releasing gate or an erasing electrode, and the n+ type region 3 acting, as a source region, are maintained at the same potential level (ground potential level). In this ground state, a positive high voltage is applied to the polycrystalline silicon layer 8 for the second gate electrode which acts as a control gate, whereby electrons are injected into the polycrystalline silicon layer 6 for the first floating gate electrode and the first floating gate electrode 6 is charged. The high voltage applied is usually in the range of from about 20 to about 30 volts, preferably from about 20 to about 25 volts.
Reading
The polycrystalline silicon layer 10 for the third gate electrode, which acts as a charge-releasing gate, is maintained at the ground potential level. A voltage of, for example, +5 V is applied to the polycrystalline silicon layer 8 forming the second gate electrode and a voltage of, for example, +1 V is applied to the aluminum lead 13, which acts as a bit line to read a difference of a threshold voltage (Vth) among respective memory cells.
Erasing
The high voltage is applied to both the polycrystalline silicon layer 8, forming the second gate electrode which acts as a control gate, and the polycrystalline silicon layer 10, forming the third gate electrode which acts as a charge-releasing gate. The positive high voltage can also be applied only to the polycrystalline silicon layer 10 forming the third gate electrode. The application of the high voltage allows the charge accumulated in the polycrystalline silicon layer 6 for the first gate electrode to be released. The voltage applied in this erasing stage may be approximately the same as that applied in the above-mentioned writing stage, that is, usually in the range of from about 20 to about 30 volts, preferably from about 20 to about 25 volts. This release of charge from the polycrystalline silicon layer 6 forming the first gate electrode and the passing of the charge to the polycrystalline silicon layer 10, forming the third gate electrode, is accomplished by utilizing the tunnel effect. The tunnel effect is generated, because the intervening insulating layer 9 is very thin, that is, 50 to 300 A.
As will be apparent from the foregoing description, according to the present invention, there is provided an improved EPROM device comprising (i) a first gate electrode in an electrically floating state, at least a part of which confronts a channel region of a semiconductor substrate and which is separated by a thin insulating layer from the channel region; (ii) a second gate electrode (i.e., a control electrode), at least a part of which confronts the first gate electrode and is separated by a thin insulating layer from the first gate electrode; and (iii) a third gate electrode (i.e., an erasing electrode), at least a part of which confronts the first gate electrode (and, preferably, also the second gate electrode) and which is separated by a very thin insulating layer. In this EPROM device, charge accumulated in the first gate electrode (i.e., the floating gate) can be released very easily by applying a relatively low voltage (i.e., about 20 to about 30 volts) at least to the third erasing electrode. Accordingly, erasing of the device can be effected with a high reliability.
It will be understood that, although a preferred embodiment of the semiconductor memory device of the present invention is herein described specifically for an n-channel type device, the present invention can similarly be applied to a p-channel type device.

Claims (10)

We claim:
1. An improved semiconductor memory device formed on a substrate having a channel region, comprising:
an insulating layer formed on the channel region;
a first gate electrode, formed on the insulating layer, in an electrically floating state, at least a part of which being positioned over the channel region of the semiconductor device and being separated by the insulating layer from the channel region;
a second gate electrode, formed over the first gate electrode, comprising a control electrode, at least a part of which facing the first gate electrode and being separated by the insulating layer from the first gate electrode; and
a third gate electrode, formed over the first gate electrode, the second gate electrode and the channel region, comprising an erasing electrode, at least a part of which facing the first gate electrode and being separated by the insulating layer from the first gate electrode;
said insulating layer separating at least a part of the erasing electrode from the first gate electrode having a thickness sufficient to allow passage of charges from the first gate electrode to the erasing electrode through a tunneling effect, thereby discharging the first gate electrode.
2. A semiconductor memory device according to claim 1, wherein said first gate electrode has a side wall, and wherein at least a part of the side wall of the first gate electrode is separated from the erasing electrode by said insulating layer having a first thickness.
3. A semiconductor memory device according to claim 1 or 2, wherein said first thickness of said insulating layer, separating at least a part of the erasing electrode from the first gate electrode, is 50 to 300 angstroms.
4. A semiconductor memory device according to claim 1 or 2, wherein said first thickness of said insulating layer, separating at least a part of the erasing electrode from the first gate electrode, is 100 to 200 angstroms.
5. A semiconductor memory device according to claim 1 or 2, wherein said insulating layer, separating at least a part of the erasing electrode from the first gate electrode, being formed by oxidizing a surface of the first gate electrode.
6. A semiconductor memory device according to claim 1, wherein one or more pairs of first gate electrodes and one or more pairs of control electrodes are disposed so that the two first gate electrodes in each pair are symmetric to each other, relative to the erasing electrode, and the two control electrodes in each pair are symmetric to each other, relative to the erasing electrode.
7. A semiconductor memory device, comprising:
a substrate;
a channel cut region of a first conductivity formed in said substrate;
a power line region of a second conductivity formed on said channel cut region;
a first insulating layer formed on said power line region and said substrate;
a floating gate electrode formed on said first insulating layer;
a second insulating layer formed on a first portion of said floating gate electrode, so that a second portion of said floating gate electrode is exposed;
a control electrode formed on said second insulating layer;
a third insulating layer formed on said control electrode and the second portion of said floating gate electrode; and
an erasing electrode formed on said third insulating layer and said first insulating layer and facing both said floating gate electrode said control electrode, and said third insulating layer between said erasing electrode and said floating gate electrode having a first thickness sufficient to cause an electron tunneling effect to occur.
8. A semiconductor memeory device according to claim 7, wherein said first thickness being greater than or equal to 50 angstroms and less than or equal to 300 angstroms.
9. A semiconductor memory device according to claim 7, wherein said first thickness being greater than or equal to 100 angstroms and less than or equal to 300 angstroms.
10. A semiconductor memory device according to claim 7, 8 or 9, further comprising:
a bit line region of the second conductivity formed in said substrate;
a fourth insulating layer formed on said erasing electrode; and
a bit line formed on said fourth insulating layer and in contact with said bit line region.
US06/295,617 1980-08-29 1981-08-24 Semiconductor memory drive Expired - Lifetime US4405995A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP55119213A JPS5743470A (en) 1980-08-29 1980-08-29 Semiconductor device
JP55-119213 1980-08-29

Publications (1)

Publication Number Publication Date
US4405995A true US4405995A (en) 1983-09-20

Family

ID=14755735

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/295,617 Expired - Lifetime US4405995A (en) 1980-08-29 1981-08-24 Semiconductor memory drive

Country Status (4)

Country Link
US (1) US4405995A (en)
EP (1) EP0047153B1 (en)
JP (1) JPS5743470A (en)
DE (1) DE3168790D1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4853895A (en) * 1987-11-30 1989-08-01 Texas Instruments Incorporated EEPROM including programming electrode extending through the control gate electrode
US4912676A (en) * 1988-08-09 1990-03-27 Texas Instruments, Incorporated Erasable programmable memory
US4924437A (en) * 1987-12-09 1990-05-08 Texas Instruments Incorporated Erasable programmable memory including buried diffusion source/drain lines and erase lines
EP0372614A1 (en) * 1988-12-05 1990-06-13 STMicroelectronics S.r.l. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
US4996668A (en) * 1988-08-09 1991-02-26 Texas Instruments Incorporated Erasable programmable memory
US5117269A (en) * 1989-03-09 1992-05-26 Sgs-Thomson Microelectronics S.R.L. Eprom memory array with crosspoint configuration
US5143860A (en) * 1987-12-23 1992-09-01 Texas Instruments Incorporated High density EPROM fabricaiton method having sidewall floating gates
US5296396A (en) * 1988-12-05 1994-03-22 Sgs-Thomson Microelectronics S.R.L. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
DE4407248A1 (en) * 1993-10-28 1995-05-04 Gold Star Electronics Flash EEPROM memory cell, memory device and method for forming the same
US5736443A (en) * 1996-03-11 1998-04-07 Hyundai Electronics Industries Co., Ltd. Flash EEPROM cell and method of manufacturing the same
US9666850B2 (en) * 2004-02-06 2017-05-30 Polyplus Battery Company Safety enhanced Li-ion and lithium metal battery cells having protected lithium electrodes with enhanced separator safety against dendrite shorting

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0053878B1 (en) * 1980-12-08 1985-08-14 Kabushiki Kaisha Toshiba Semiconductor memory device
JPS57157573A (en) * 1981-03-25 1982-09-29 Fujitsu Ltd Semiconductor non-volatile memory cell
US4861730A (en) * 1988-01-25 1989-08-29 Catalyst Semiconductor, Inc. Process for making a high density split gate nonvolatile memory cell
US5095344A (en) * 1988-06-08 1992-03-10 Eliyahou Harari Highly compact eprom and flash eeprom devices
US5168465A (en) * 1988-06-08 1992-12-01 Eliyahou Harari Highly compact EPROM and flash EEPROM devices
US5268319A (en) * 1988-06-08 1993-12-07 Eliyahou Harari Highly compact EPROM and flash EEPROM devices
JPH0287676A (en) * 1988-09-26 1990-03-28 Ricoh Co Ltd Floating gate nonvolatile memory device
JP2515009B2 (en) * 1989-01-13 1996-07-10 株式会社東芝 Manufacturing method of nonvolatile semiconductor memory
US5036378A (en) * 1989-11-01 1991-07-30 At&T Bell Laboratories Memory device
JPH085146B2 (en) * 1990-09-29 1996-01-24 福山ゴム工業株式会社 Rubber crawler manufacturing method
FR2693308B1 (en) * 1992-07-03 1994-08-05 Commissariat Energie Atomique THREE-GRID EEPROM MEMORY AND MANUFACTURING METHOD THEREOF.
US5579259A (en) * 1995-05-31 1996-11-26 Sandisk Corporation Low voltage erase of a flash EEPROM system having a common erase electrode for two individually erasable sectors
JPH1187539A (en) 1997-09-04 1999-03-30 Mitsubishi Electric Corp Nonvolatile semiconductor memory device and method of manufacturing the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825946A (en) * 1971-01-15 1974-07-23 Intel Corp Electrically alterable floating gate device and method for altering same
US4161039A (en) * 1976-12-15 1979-07-10 Siemens Aktiengesellschaft N-Channel storage FET

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52106275A (en) * 1976-03-03 1977-09-06 Nec Corp Floating type nonvoltile semiconductor memory element
US4099196A (en) * 1977-06-29 1978-07-04 Intel Corporation Triple layer polysilicon cell
US4203158A (en) * 1978-02-24 1980-05-13 Intel Corporation Electrically programmable and erasable MOS floating gate memory device employing tunneling and method of fabricating same
US4274012A (en) * 1979-01-24 1981-06-16 Xicor, Inc. Substrate coupled floating gate memory cell

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825946A (en) * 1971-01-15 1974-07-23 Intel Corp Electrically alterable floating gate device and method for altering same
US4161039A (en) * 1976-12-15 1979-07-10 Siemens Aktiengesellschaft N-Channel storage FET

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4853895A (en) * 1987-11-30 1989-08-01 Texas Instruments Incorporated EEPROM including programming electrode extending through the control gate electrode
US4924437A (en) * 1987-12-09 1990-05-08 Texas Instruments Incorporated Erasable programmable memory including buried diffusion source/drain lines and erase lines
US5143860A (en) * 1987-12-23 1992-09-01 Texas Instruments Incorporated High density EPROM fabricaiton method having sidewall floating gates
US4912676A (en) * 1988-08-09 1990-03-27 Texas Instruments, Incorporated Erasable programmable memory
US4996668A (en) * 1988-08-09 1991-02-26 Texas Instruments Incorporated Erasable programmable memory
US5296396A (en) * 1988-12-05 1994-03-22 Sgs-Thomson Microelectronics S.R.L. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
US5160986A (en) * 1988-12-05 1992-11-03 Sgs-Thomson Microelectronics S.R.L. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
EP0372614A1 (en) * 1988-12-05 1990-06-13 STMicroelectronics S.r.l. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
US5475250A (en) * 1988-12-05 1995-12-12 Sgs-Thomson Microelectronics S.R.L. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitive ratio and a process for its manufacture
US5723351A (en) * 1988-12-05 1998-03-03 Sgs-Thomson Microelectronics S.R.L. Method of making matrix of EPROM memory cell with a tablecloth structure having an improved capacitative ratio
US5117269A (en) * 1989-03-09 1992-05-26 Sgs-Thomson Microelectronics S.R.L. Eprom memory array with crosspoint configuration
DE4407248B4 (en) * 1993-10-28 2006-11-09 Lg Semicon Co. Ltd., Cheongju EEPROM flash memory cell and method of forming an EEPROM flash memory cell
DE4407248A1 (en) * 1993-10-28 1995-05-04 Gold Star Electronics Flash EEPROM memory cell, memory device and method for forming the same
US5736443A (en) * 1996-03-11 1998-04-07 Hyundai Electronics Industries Co., Ltd. Flash EEPROM cell and method of manufacturing the same
GB2311167B (en) * 1996-03-11 2000-09-06 Hyundai Electronics Ind Flash EEPROM cell and method of manufacturing the same
US9666850B2 (en) * 2004-02-06 2017-05-30 Polyplus Battery Company Safety enhanced Li-ion and lithium metal battery cells having protected lithium electrodes with enhanced separator safety against dendrite shorting
US10529971B2 (en) 2004-02-06 2020-01-07 Polyplus Battery Company Safety enhanced li-ion and lithium metal battery cells having protected lithium electrodes with enhanced separator safety against dendrite shorting
US10916753B2 (en) 2004-02-06 2021-02-09 Polyplus Battery Company Lithium metal—seawater battery cells having protected lithium electrodes
US11646472B2 (en) 2004-02-06 2023-05-09 Polyplus Battery Company Making lithium metal—seawater battery cells having protected lithium electrodes

Also Published As

Publication number Publication date
DE3168790D1 (en) 1985-03-21
EP0047153B1 (en) 1985-02-06
EP0047153A1 (en) 1982-03-10
JPS5743470A (en) 1982-03-11

Similar Documents

Publication Publication Date Title
US4405995A (en) Semiconductor memory drive
US4115914A (en) Electrically erasable non-volatile semiconductor memory
US5901084A (en) Nonvolatile semiconductor memory device having floating gate electrode
US5812449A (en) Flash EEPROM cell, method of manufacturing the same, method of programming and method of reading the same
US6760258B2 (en) Means to erase a low voltage programmable and erasable flash EEPROM
US4462090A (en) Method of operating a semiconductor memory circuit
US4104675A (en) Moderate field hole and electron injection from one interface of MIM or MIS structures
US20080020527A1 (en) Non-volatile memory cell having a silicon-oxide-nitride-oxide-silicon gate structure and fabrication method of such cell
US20020041526A1 (en) Nonvolatile semiconductor memory device, process of manufacturing the same and method of operating the same
US6232634B1 (en) Non-volatile memory cell and method for manufacturing same
US4257056A (en) Electrically erasable read only memory
US4794433A (en) Non-volatile semiconductor memory with non-uniform gate insulator
US5999453A (en) Nonvolatile semiconductor memory
US5883835A (en) Control method for non-volatile memory
EP0219241A2 (en) Non-volatile semiconductor memory
US4467452A (en) Nonvolatile semiconductor memory device and method of fabricating the same
JP3417974B2 (en) Nonvolatile storage element and nonvolatile storage device using the same
JPH05251669A (en) Semiconductor memory and method of rewriting
JP2928973B2 (en) Flash EEPROM having triple well CMOS structure
US7118967B1 (en) Protection of charge trapping dielectric flash memory devices from UV-induced charging in BEOL processing
US5343424A (en) Split-gate flash EEPROM cell and array with low voltage erasure
JPS58112370A (en) Semiconductor non-volatile memory device
JPS6318868B2 (en)
KR19980032692A (en) Floating gate memory device and its memory device manufacturing process
JPH0450754B2 (en)

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, 1015, KAMIKODANAKA, NAKAHARA-KU,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SHIRAI, KAZUNARI;TANAKA, IZUMI;REEL/FRAME:003913/0008

Effective date: 19810817

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIRAI, KAZUNARI;TANAKA, IZUMI;REEL/FRAME:003913/0008

Effective date: 19810817

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, PL 96-517 (ORIGINAL EVENT CODE: M170); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, PL 96-517 (ORIGINAL EVENT CODE: M171); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M185); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12