US3404376A - Computer sub-system circuits - Google Patents

Computer sub-system circuits Download PDF

Info

Publication number
US3404376A
US3404376A US357370A US35737064A US3404376A US 3404376 A US3404376 A US 3404376A US 357370 A US357370 A US 357370A US 35737064 A US35737064 A US 35737064A US 3404376 A US3404376 A US 3404376A
Authority
US
United States
Prior art keywords
reg
bus
exit
entr
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US357370A
Inventor
Paul J Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to GB1053174D priority Critical patent/GB1053174A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US357371A priority patent/US3508195A/en
Priority to US357370A priority patent/US3404376A/en
Priority to US357368A priority patent/US3508194A/en
Priority to GB13074/65A priority patent/GB1031554A/en
Priority to NL6504178.A priority patent/NL162760C/en
Priority to JP40018988A priority patent/JPS4942804B1/ja
Priority to DEJ27831A priority patent/DE1287339B/en
Priority to CH471265A priority patent/CH431147A/en
Priority to FR11901A priority patent/FR1437726A/en
Priority to SE4439/65A priority patent/SE310807B/xx
Priority to BE662155A priority patent/BE662155A/xx
Application granted granted Critical
Publication of US3404376A publication Critical patent/US3404376A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/18Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Description

Oct. 1, 1968 Filed April 6. 1964 P. J. BROWN COMPUTER SUE-SYSTEM CIRCUITS 31 Sheets-Sheet 1 FIG. 1
cYcuc um REDUNDANCY INPUT RESIDUE CIRCUIT DIGITAL COMPARING CIRCUIT SUB-BLOCK ERROR PATTERN CHECK CIRCUIT RES'DUE CIRCUIT SUB-BLOCK POSITION 7 ERROR 4 5 INDICATOR mvemon PAUL J BROWN ATTORMMG' Oct. 1, 1968 P. J. BROWN 3,404,376
COMPUTER SUB- SYSTEM CIRCUITS Filed April 6, 1964 51%. Sheets-Sheet 2 LRC SAMPLE ma fi' A snar o 2s coR I \21 5 PATTERN 52 RD To R TEST .r--51 mm 0 *L 18 DATA ENTRY\ 54 12 TU TAPE A f n RR cRc CHAR 9 CPU RR om R/W OE T0 CPU\ TAPE RD mm 4\ REG 16 'x9 mo mm SH UP A 54 A 0R TFIND RACK mm mm nus X9 55 .x9 TEST cm mus ss A mm mm A x9 42 TRACK TIME A can cRAR vRc N CORRECIIOHS A 7,.) READ mac ENTER1 4s 2s so mm E/ RD TOCOR A m 0R P E HE 21 R CLOCK ERROR 28 ENTER vRc sum A ERROR I 58 TRACK 56 59 4o BLOCKING R GATE A C x9 LZEROTEST. 4?
LRC-SUM A m ERROR LRC SAMPLE TIHE Oct. 1, 1968 Filed April 6. 1964 P. J. BROWN COMPUTER SUB-SYSTEM CIRCUITS 516 Sheets-Sheet 3 F |G.5A
j EPR a VRC READ wane cum BUS F 55 109A as 52 32 I FINAL SKEW R-w AMPS REGS REG 4BA&B, 40A as 18A a B so 44A & 5 20A & B L v 6/ rmsr CRCH ffg an 28A, m
36 28B 275' T i DENS LRCH XLATOR SELN 21A a s comm 108A a a m a 5 22A a a LmEs 10 J T TAPE umrs 4 99A & B READ WRITE m CLIP RECG CLOCK VRC comm m as 106A as 47A & B
LINES I f FROM 1 TAPE umrs DEL CTR smuLArE SIHULATE 400A a a cums REG SELECT 117A&B,120 134,135 455 I I W fi 90 um CLK & on cm BKWD LP. CONTROLS 85MB 45MB H2A&B
RD a um new we cu cm &0EL cm QBB "3A a 8, uses 415 106A a a ru SEL DECODER 61A a B 62A & B s50 m0 [9 H 13M & a BUSY LATCHES 96A,B,C,D an a 6,
94A & B
Oct. 1, 1968 Filed April 6. 1964 COMPUTER SUB-SYSTEM C IRCUITS P. J. BROWN 316 Sheets-Sheet 5 BUS m 2 EXW SOB-AB AA AB AC ENTR ENTR gm 80MB -aus IN 0 A0 AR AS BUS m5 Em W W ENTR .x. 805 AG AD F M r M AT AU ENTR as 808 -BUS m 3 Av EXIT m Em ENTR AG F AH Aw Ax ENTR ENTR SGML -ADURESS m Bus m P M AY AZ sown SERVICE m W W ENTR ENTR .x, 808 M M F M BA BB EXIT EXIT Em 808M 0PERATIONAL m B0 ENTR as an mm cm 808% REOUEST m EXIT CHAN Oct. 1, 1968 P. J. BROWN 3,404,376
COMPUTER SUB-SYSTEM CIRCUITS Filed April 6. 1964 316 Sheets-Sheet 6 EXIT EXIT EXIT 8 BUS OUT I) AS AT AU EXIT EXIT ENTR 781w BUS OUT 4 x BUS OUT 3 T8 AA AV AW AA 78 AF -BU5 OUT I -BUS OUT 3 ENTR ENTR ENTR BUS OUT 0 T8 D AB 1 A0 A0 -BUS OUT I T8 c BUS OUT 2 78 AB EXIT EXIT ENTR BUS OUT 6 A r In A BUS OUT 7 T9 AE 79M -aus OUTS ENTII ENTR EIITR A? :6 A M T BUS OUT 5 79 AG -BUS OUT 6 T9 EXIT EXIT ENTII YQ-AR M A? F. E A {J W 79 AL -BUS OUT 7 ENTR ENTR ENTR BUS OUT P T9 AM AK AL AM 7 ADDRESS our 84 AL -CUMMAND OUT HI AK EXIT EXIT EXIT 84% ADDRESS our 8 T GOMMAN0 OUT 8 BC 8D SUPPRES5 OUT s4 84 SERVICE our AN ENTR ENTR ENTR M AN AP A0 -OPERATIONAL OUT BI SUPPRESS OUT AP 84 OPERATIONAL 0m -SELECT OUT EXIT EXIT EiIT EXIT EIITR 0 T BOB-AP II 3 BE BF BJ 5H 8I {MK HOLD our I Oct. 1, 1968 Filed April 6, 1964 COMPUTER SUB-SYSTEM CIRCUITS P. J. BROWN 316 Sheets-Sheet 8 EXIT Exn EXIT 99 SEL HIGH ORDER Cg C CE -wRnE BUS 0 52M -WRITE BUS 4 Exn EXIT EXIT EXIT a Aw A? 52% WRITE BUS 5 A F H 52 IE BU EXIT EXIT M 8;; 8;; 52M WRITE BUS 3 EXIT EXIT EXIT 99 'AE SH W 5 a?) at Bf: 99 -AB :2? 2 99 -AA EXIT EXIT EXIT M g 8 8g H J 52% WRITE BUS 2 99 M -SET READ smus Exn EXIT 99 uw x. 50 BR 99 -AH EXIT EXIT EXIT EXIT 99 AZ SEL w 4 B*L 5T4 JR P 99 M SEL TU 0 99 H -wRnE IRRccER RELEASE 99 WRITE PULSE SET WRITE STATUS 99 SEL we 99 -AV Exn EXIT EXIT EXIT Em 99 -AW 7 -X BU av EW BX e2 -REwmu Get. 1, 1968 Filed April 6. 1964 316 Sheets-Sheet 10 FIG.9
+DATA REG 5 TR 46'AN A 75W +READ am 2 AC 0R +ADDRESS sw 2 SOB-AR A 54W +ADDRESS m M 56 M +SENSE an 2 A (:5 36;? Ar; m2 AD 72B AG+SERV|CE m AB +aus m 2 AE +nm REG 11 TR 23A,80A 42-AN A 75W +READ BYTE 5 AF BOWL cu END smus WAN +nm REG TTR 755 AR +mo am a A MP +nm REG 4 TR AK 0R +DATA R 42 m A 42-AF 59 M T A W +DAA REG 2 TR M A OR OR +eus m 3 23A,80A AM ENE +SENSE am A" M A" A N BUS m5 sows MESS AP AR 23A AR +ausv smus 960-88 c A 539% +smum m M Oct. 1, 1968 Filed April 6, 1964 COMPUTER SUB-SYSTEM CIRCUITS P. J. BROWN 958 Ht! SEL 4 TR A 548 +ADDRESS m M 57 +SENSE BIT4 A 728% +SERVICE m A8 MN +RATA REG 5 TR O R +REAO BYTE 2 AC 4M" +DATA REG 1 TR 0% 755 +READ ems M 668 +CTRL com A +CHAN END TR OR AT MN +DATA REG 9 TR O R 758M +READ BYTE 4 AG HF +DATA REG 40 TR A A AH HF +DATA REG 2 TR M OR +DATA REG 6 TR A 45-AF AL A +SENSE B|T5 L 0R +TU SEL 5 TR A B9 SSE-A0 A0 960 +BUSY sTATus A A ET- AR 86% +REWIND UNLOAD TR AX 316 Sheets-Sheet 11 OR N Titans m 4 AE AV AE 23A +susm4 25mm AV 0R N BUS|N5 M AM AN 23A,429
+ susm5 23A,80A
Oct. 1, 1968 Filed April 6. 1964 P. J. BROWN COMPUTER SUB-SYSTEM CIRCUITS 316 Sheets-Sheet 13 F I 6J2 man BUS ours A 83% +aus nun A AC +om REG 121R 9,11,18A mm SET em 2 L 7 -AM 5B +WR|TE s51 BYTE s A 09 N H w RE 7 TR DATA REG s2 TR 75A AE EM ZTA'AA G A 352% A 83B-AX U AH MW :mu sum BYTE 20R4 A 52w BUS our 2 AK 7 um REG m 9,11,18A L OR N A M AM AN -0ATA REG 11 TR 75A A AM 228M +READ TRANSLATE an 6 AP Oct. 1, 1968 Filed April 6. 1964 P. J. BROWN COMPUTER SUB-SYSTEM CIRCUITS 316 Sheets-Sheet 14 82B 8c +8U5 UUTi A AA BUS OUT 5 ass-Aw A AC I um REG L A 2 R'W REG 5 TR A 101 15 T581 +WRITE SET BYTE 2 AG 7581 +WRITE SET BYTE3 +BU5 OUT 4 82B-BE A 72B BE -RE5ET D 7-12 AH +BU5 OUT 0 aza-sa A READ SHIFT BYTE? AK ME AT 0R 4 228M +READ TRANSLATE BIT4 DATA REC 9TR +DATA REG 9TH Oct. 1, 1968 p, J, BROWN 3,404,376
COMPUTER SUB-SYSTEM CIRCUITS Filed April 6. 1964 316 Sheets-Sheet 15 m M +R-W REG 1 TR A +R-W REG T0 DATA REG BCF BUS 0m 1 85M wane s T an A nan-AP E E 1 AA 8My BUS OUT 3 A IRHE SET am 3 AC mm REG 8 TR L 9,111BAJ9A OR RESET 0 7 12 A 0R TZB-BE A0 AR DATA REGflTR 22W +READ TRANSLATE 21A an s A +aus our 2 82B-BF A v BUS OUTS ass-A. A
mm REG 1 m L 9,11,2IA mm READ SHIFT BYTE 0R 2 084 A oRt -0m REG 7 TR +REA0 TRANSLATEBIT 2 m an ZEHE READ TRANSLATE BIT 6 Oct. 1, 1968 P. J. BROWN 3,404,13 76 COMPUTER SUB-SYSTEM C IRCUITS Filed April 6. 1964 316 Sheets$heet 16 mm REG BTR 8,1OJ8A 82m +eus our:
+BUS OUTS 83am N 4 27AM +R-w REG 1 TR WM 725 RESETD 1-6 m +R-W REG 5 m 22B BA +READ TRANSLATE BIT 0 75B AH +WR|TE SET BYTE 3 I584, *WRITE SET BYTET DATA REG 5 TR 8,10,2TA M8 Av READ SHIFT BYTE TURS MEN) +R'W REG T0 DATA REG BCF 82B 8B BUS OUTO J 82B BE BUS OUT 4 AN A DAZTAAREYGSE TR An 2 +READ TRANSLATE BIT 6 AL R *R-W REG 4 TR 2 AM +READ SHIFT BYTE 20R 4 A T48 AT 0R Oct. 1, 1968 P. J. BROWN 3,404,376
COMPUTER SUB-SYSTEM CIRCUITS Filed April 6. 1964 316 Sheets-Sheet 17 228% +READ TRANSLATE am A +eus 0W3 aze-ao A AA +BUS our? 838 A1 a AC L A All +R-W REG an: 27A A MR mm wnmE 551 am 2 AG 75H, wane SET BYTE 1 f +eus ours 838M RESET n1 6 A AH +pm REG A" BUS OUTZ m s, 829 BF A 82 lmm AK OR N mm +READ sum am 10125 M A 41m REG mums A AL A +READ musuns an 4 AP A mm TRANSLATE anz F Oct. 1, 1968 Filed April 6, 1964 658% TRANSLATE HEB-AW ZZB-AS TSB-AH 22B-BA P. J. BROWN COMPUTER SUB-SYSTEM CIRCUITS FIGJT 316 Sheets-Sheet l8 +R-W REG 1 TR +BUS our 1 +WRITE SET awn +BUS OUT 5 +READ musmc BITS RE ET 0 1-6 AD +DATA REG 2 TR AF 8,10,19A L A 0R AL OR BUS our 0 AV WRITE SET BYTE2 HUS OUT 4 A N +DATA c me A AH AN 8,10,19A,20A READ sum em 10R3 A +READTRANSLATE m2 AP OR DATA REG 1m A" mmmmsme BITO M m. M
A +R-w REG 0 m if;
Oct. 1, 1968 P. J. BROWN 3,404,376
COMPUTER SUB-SYSTEM CIRCUITS Filed April 6. 1964 316 Sheets-Sheet 2O F IGJBB R-W REG 6 TR 25A,52
+ M REG 6 TR 27A, 134
+R-W REG 6 TR 25A R-W REG 6 TR +R-W REG 7 TR 27A, 434 AX -R-W REG 7 TR 27A +R-W REG 7 TR 25A R-W REG T TR 25A,52
+ H REG 4 TR 2mm +R-W REG 4 TR 25A -R-W REG 4 TR 25A,52 R-W REG 4 TR 27A R-W REG 5 TR 25A, 52
+ R-W REG 5 TR 25mm +R-W REG 5 TR 454 R-W REG 5 TR 27A AV
US357370A 1964-04-06 1964-04-06 Computer sub-system circuits Expired - Lifetime US3404376A (en)

Priority Applications (12)

Application Number Priority Date Filing Date Title
GB1053174D GB1053174A (en) 1964-04-06
US357371A US3508195A (en) 1964-04-06 1964-04-06 Error detection and correction means
US357370A US3404376A (en) 1964-04-06 1964-04-06 Computer sub-system circuits
US357368A US3508194A (en) 1964-04-06 1964-04-06 Error detection and correction system
GB13074/65A GB1031554A (en) 1964-04-06 1965-03-26 Improvements in or relating to sequence checking apparatus
NL6504178.A NL162760C (en) 1964-04-06 1965-04-01 DEVICE FOR READING AND CORRECTING BLOCK-BLADE IN A GROUP OF TIRE-TRACKED INFORMATION.
JP40018988A JPS4942804B1 (en) 1964-04-06 1965-04-02
DEJ27831A DE1287339B (en) 1964-04-06 1965-04-03 Circuit arrangement for error detection and correction
CH471265A CH431147A (en) 1964-04-06 1965-04-05 Method and arrangement for error detection and correction for data blocks from binary-coded characters
FR11901A FR1437726A (en) 1964-04-06 1965-04-05 Error detection and correction system
SE4439/65A SE310807B (en) 1964-04-06 1965-04-06
BE662155A BE662155A (en) 1964-04-06 1965-04-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US357370A US3404376A (en) 1964-04-06 1964-04-06 Computer sub-system circuits

Publications (1)

Publication Number Publication Date
US3404376A true US3404376A (en) 1968-10-01

Family

ID=23405300

Family Applications (1)

Application Number Title Priority Date Filing Date
US357370A Expired - Lifetime US3404376A (en) 1964-04-06 1964-04-06 Computer sub-system circuits

Country Status (1)

Country Link
US (1) US3404376A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070091713A1 (en) * 2005-10-26 2007-04-26 Kang-Huai Wang Onboard data storage and method
WO2007051147A2 (en) * 2005-10-26 2007-05-03 Capso Vision, Inc. Onboard data storage and method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3063036A (en) * 1958-09-08 1962-11-06 Honeywell Regulator Co Information handling apparatus
US3312945A (en) * 1963-10-14 1967-04-04 Digitronics Corp Information transfer apparatus
US3323110A (en) * 1964-04-06 1967-05-30 Honeywell Inc Information handling apparatus including freely assignable readwrite channels

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3063036A (en) * 1958-09-08 1962-11-06 Honeywell Regulator Co Information handling apparatus
US3312945A (en) * 1963-10-14 1967-04-04 Digitronics Corp Information transfer apparatus
US3323110A (en) * 1964-04-06 1967-05-30 Honeywell Inc Information handling apparatus including freely assignable readwrite channels

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070091713A1 (en) * 2005-10-26 2007-04-26 Kang-Huai Wang Onboard data storage and method
WO2007051147A2 (en) * 2005-10-26 2007-05-03 Capso Vision, Inc. Onboard data storage and method
WO2007051147A3 (en) * 2005-10-26 2008-04-17 Capso Vision Inc Onboard data storage and method
US7495993B2 (en) 2005-10-26 2009-02-24 Capso Vision, Inc. Onboard data storage and method

Similar Documents

Publication Publication Date Title
US3303476A (en) Input/output control
US3037697A (en) Information handling apparatus
GB1182240A (en) Data Processing Systems.
US3673573A (en) Computer with program tracing facility
JPS58103045A (en) Detecting circuit for order of signal generation
US3404376A (en) Computer sub-system circuits
GB1336981A (en) Digital electric information processing system
GB893555A (en) Improvements in data storage and processing systems
GB1097909A (en) Data processing apparatus
US3508194A (en) Error detection and correction system
US3493731A (en) Hybrid computer interface having plurality of block addressable channels
US2261242A (en) Calculating machine
US3774166A (en) Short-range data processing transfers
GB781817A (en) Electrical apparatus for reducing the access time for a storage register
JPS57143799A (en) Storage device
GB1148735A (en) Scratch pad computer system
US3618028A (en) Local storage facility
US3260839A (en) Scale change pulse counter
US3092807A (en) Check number generator
US3508196A (en) Error detection and correction features
US3217143A (en) Counting circuit
SU443486A1 (en) Decimal Pulse Counter
SU552608A1 (en) Device for eliminating the consequences of failures
SU1437917A1 (en) Redundancy storage
GB817837A (en) Notation conversion machine