US20240014133A1 - Structure and method for maximizing air gap in back end of the line interconnect through via landing modification - Google Patents
Structure and method for maximizing air gap in back end of the line interconnect through via landing modification Download PDFInfo
- Publication number
- US20240014133A1 US20240014133A1 US18/343,127 US202318343127A US2024014133A1 US 20240014133 A1 US20240014133 A1 US 20240014133A1 US 202318343127 A US202318343127 A US 202318343127A US 2024014133 A1 US2024014133 A1 US 2024014133A1
- Authority
- US
- United States
- Prior art keywords
- electrically conductive
- conductive lines
- dielectric
- electrical device
- metal lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title description 59
- 230000004048 modification Effects 0.000 title description 3
- 238000012986 modification Methods 0.000 title description 3
- 229910052751 metal Inorganic materials 0.000 claims abstract description 160
- 239000002184 metal Substances 0.000 claims abstract description 160
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 238000004891 communication Methods 0.000 claims abstract description 10
- 230000007717 exclusion Effects 0.000 claims abstract description 10
- 239000000463 material Substances 0.000 claims description 103
- 239000003989 dielectric material Substances 0.000 claims description 15
- 239000004065 semiconductor Substances 0.000 claims description 13
- -1 polyphenylenes Polymers 0.000 claims description 10
- 229920000265 Polyparaphenylene Polymers 0.000 claims description 4
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 description 58
- 230000008569 process Effects 0.000 description 36
- 239000000945 filler Substances 0.000 description 29
- 238000005229 chemical vapour deposition Methods 0.000 description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 20
- 238000000231 atomic layer deposition Methods 0.000 description 18
- 238000000151 deposition Methods 0.000 description 18
- 229920002120 photoresistant polymer Polymers 0.000 description 17
- 238000005240 physical vapour deposition Methods 0.000 description 12
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 12
- 230000008021 deposition Effects 0.000 description 11
- 239000000377 silicon dioxide Substances 0.000 description 11
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 10
- 229910052799 carbon Inorganic materials 0.000 description 10
- 238000005530 etching Methods 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- 229910052721 tungsten Inorganic materials 0.000 description 8
- 239000010937 tungsten Substances 0.000 description 8
- 238000011049 filling Methods 0.000 description 7
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- 239000000047 product Substances 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 238000007747 plating Methods 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 238000012876 topography Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000007772 electroless plating Methods 0.000 description 4
- 238000009713 electroplating Methods 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 239000006117 anti-reflective coating Substances 0.000 description 3
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 3
- 238000000354 decomposition reaction Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 3
- 239000004810 polytetrafluoroethylene Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 239000011343 solid material Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000006227 byproduct Substances 0.000 description 2
- 238000000224 chemical solution deposition Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 229910021426 porous silicon Inorganic materials 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 238000005979 thermal decomposition reaction Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- GUHKMHMGKKRFDT-UHFFFAOYSA-N 1785-64-4 Chemical compound C1CC(=C(F)C=2F)C(F)=C(F)C=2CCC2=C(F)C(F)=C1C(F)=C2F GUHKMHMGKKRFDT-UHFFFAOYSA-N 0.000 description 1
- 239000004925 Acrylic resin Substances 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910052582 BN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004721 Polyphenylene oxide Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- 239000004793 Polystyrene Substances 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- 239000004809 Teflon Substances 0.000 description 1
- 229920006362 Teflon® Polymers 0.000 description 1
- ZILJFRYKLPPLTO-UHFFFAOYSA-N [C].[B].[Si] Chemical compound [C].[B].[Si] ZILJFRYKLPPLTO-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 239000012776 electronic material Substances 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 229910052809 inorganic oxide Inorganic materials 0.000 description 1
- 229920000592 inorganic polymer Polymers 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 125000005375 organosiloxane group Chemical group 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 1
- 229920000636 poly(norbornene) polymer Polymers 0.000 description 1
- 229920000052 poly(p-xylylene) Polymers 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 229920001451 polypropylene glycol Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229920002223 polystyrene Polymers 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 229920006337 unsaturated polyester resin Polymers 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
- H01L23/53252—Additional layers associated with noble-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
Definitions
- the present invention relates to electrical devices, and more particularly, to interconnect structures in electrical devices.
- BEOL resistance and capacitance are important parameters in interconnect performance, typically documented as RC product.
- RC product As the dimensions of electrical devices, such as semiconductor and memory devices, continue to scale, i.e., be reduced, the resistance typically increases exponentially, while the capacitance increases linearly (or remains constant through material changes). The interest in reducing the RC product has driven reducing the capacitance by reducing the dielectric constant of some of the dielectric materials being used in electrical devices.
- the present disclosure is directed to interconnects in electrical devices including air gap structures, and methods of forming interconnects to electrical devices including air gap structures.
- the method may include forming a plurality of metal lines. At least one air gap is formed between adjacent metal lines in said plurality of metal lines by depositing a non-conformal material stack atop the plurality of metal lines, the material stack includes an air gap forming dielectric and a hard mask dielectric layer. A first interlevel dielectric layer is formed atop the material stack, wherein a trench is present in the interlevel dielectric exposing an apex of the non-conformal material stack substantially aligned to a metal line of the plurality of metal lines.
- An exposed portion of an apex portion of the hard mask dielectric layer is removed selectively to the air gap forming dielectric.
- a second trench is formed through the air gap forming dielectric using a remaining portion of the hard mask dielectric layer as an etch mask to expose a metal line without opening said at least one air gap.
- a contact to the air gap is formed in at least the second trench.
- a method of forming an interconnect to an electrical device includes forming at least one air gap between adjacent metal lines in a plurality of metal lines, and forming a sacrificial filler material within the at least one air gap.
- a permeable cap dielectric is formed atop the sacrificial filler material.
- a contact is formed to a metal line of the plurality of metal lines. At least one of the permeable cap dielectric and the sacrificial filler material obstruct the contact from filling said at least one air gap. The sacrificial filler material is removed.
- an electrical device in another aspect of the present disclosure, includes a plurality of metal lines in a region of a substrate positioned in an array of metal lines all having parallel lengths, and a plurality of air gaps between the metal lines in a same level as the metal lines. The air gaps are present between each set of adjacent metal lines.
- a plurality of interconnects are in electrical communication with the plurality of metal lines. An exclusion zone for said plurality of interconnects is not present in the array of metal lines.
- an electrical device in yet another aspect of the present disclosure, includes a plurality of metal lines in a region of a substrate positioned in an array of metal lines all having parallel lengths; and a plurality of air gaps between the metal lines in a same level as the metal lines, wherein an air gap is present between each set of adjacent metal lines.
- the electrical device may further include a plurality of interconnects in electrical communication with said plurality of metal lines, in which the plurality of interconnects includes interconnects that are present extending over an air gap, but do not extend into the air gap.
- the bottom surface of the interconnect provides a portion of an upper surface of the air gap.
- a permeable dielectric cap is adjacent to the bottom surface of the interconnect and provides an abutting upper surface of the air gap adjacent to the upper surface of the air gap provided by the interconnect.
- FIG. 1 is a side cross-sectional view depicting one embodiment of a plurality of metal lines, and forming a metal cap layer on an upper surface of the plurality of metal lines, in accordance with one embodiment of the present disclosure.
- FIG. 2 is a side cross-sectional view depicting damaging a portion of a low-k dielectric material that is separating adjacent metal lines, in accordance with one embodiment of the present disclosure.
- FIG. 3 is a side cross-sectional view depicting removing the damaged portion of the low-k dielectric and forming a conformal dielectric layer on sidewalls and upper surfaces of said plurality of metal lines, in accordance with one embodiment of the present disclosure.
- FIG. 4 is a side cross-sectional view depicting one embodiment of forming at least one air gap between adjacent metal lines in the plurality of metal lines by depositing a non-conformal material stack atop the plurality of metal lines, wherein the material stack includes an air gap forming dielectric and a hard mask dielectric layer, in accordance with the present disclosure.
- FIG. 5 is a side cross-sectional view depicting one embodiment of forming a first etch mask over a bilayer of a metal nitride layer and a nitride containing dielectric that provides the hard mask dielectric layer, wherein an opening in the etch mask is overlying at least one of said metal lines and at least one of said air gaps, and removing an exposed portion of the metal nitride layer in said opening selectively to the nitride containing dielectric of the bilayer, in accordance with the present disclosure.
- FIG. 6 is a side cross-sectional view depicting one embodiment of forming an interlevel dielectric layer atop the material stack, wherein an opening is present in the interlevel dielectric exposing an apex of the non-conformal material stack substantially aligned to a metal line of the plurality of metal lines, and removing an exposed portion of an apex portion of the hard mask dielectric layer selectively to the air gap forming dielectric, in accordance with the present disclosure.
- FIG. 7 is a side cross-sectional view depicting one embodiment of forming a trench through the air gap forming dielectric using a remaining portion the hard mask dielectric layer as an etch mask to expose a metal line without opening said at least one air gap, in accordance with the present disclosure.
- FIG. 8 is a side cross-sectional view depicting filling the trenches with a plug material prior to forming the contact to the metal line.
- FIG. 9 is a side cross-sectional view depicting recessing the plug material to expose the remaining portion of the hard mask for removal by etching, in accordance with one embodiment of the present disclosure.
- FIG. 10 is a side cross-sectional view depicting forming a contact to the metal lines, in accordance with one embodiment of the present disclosure.
- FIG. 11 is a side cross-sectional view depicting forming at least one air gap between adjacent metal lines in a plurality of metal lines, in accordance with one embodiment of the present disclosure.
- FIG. 12 is a side cross-sectional view depicting forming a sacrificial filler material within the at least one air gap, and forming a permeable cap dielectric atop the sacrificial filler material, in accordance with one embodiment of the present disclosure.
- FIG. 13 is a side cross-sectional view depicting forming a trench for a contact on the structure depicted in FIG. 12 .
- FIG. 14 is a side cross-sectional view depicting forming a contact to a metal line of the plurality of metal lines, and removing said sacrificial filler material, in accordance with one embodiment of the present disclosure.
- FIG. 15 is a top down view depicting an interconnect structure to metal lines separated by air gaps that does not include an exclusion zone, in accordance with one embodiment of the present disclosure.
- the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures.
- the terms “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element.
- intervening elements such as an interface structure, e.g. interface layer
- directly contact means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- the methods and structures disclosed herein provide a structure and method for maximizing air gap usage in back end of the line interconnects through via landing modification.
- Metal vias may also be referred to as contacts throughout the present disclosure.
- BEOL resistance and capacitance are the critical parameters in interconnect performance, typically documented as the RC product.
- the need to minimize the RC product has driven the reduction in the capacitance through lowering of the dielectric constant.
- air gap structures are carefully placed within circuits to prevent via structures from landing thereon, i.e., possibly from above, and entering an air gapped region, which can result in producing electrical shorts. This can lead to a reduction in total amount of air gaps that can be positioned within an electrical device, in which exclusion zones are positioned around areas in which vias are to land, reducing the effectiveness of the air gap structure.
- the methods and structures disclosed herein create a fully aligned via compatible with maximized air gap utilization.
- the methods and structures disclosed herein fill air gaps with a sacrificial material to prevent via landing shorts.
- the methods and structures disclosed herein provide multilevel air gap structures, wherein the upper level via is fully aligned with and/or captured on an underlying barrier dielectric surface overlying the lower interconnect level, such that bridging of the misaligned upper level via to an air gap in the lower interconnect level is avoided.
- the methods and structures disclosed herein avoid interconnect to air gap misalignment without the use of restrictive via landing design rules that can restrict the location and area of the allowable air gap regions. The methods and structures of the present disclosure are now discussed with more detail referring to FIGS. 1 - 15 .
- FIGS. 1 - 10 depict one embodiment of a method for forming self-aligned and fully landed vias in a multi-level air gap interconnect structure leveraging the inherent topography of the air gap forming chemical vapor deposition (CVD) deposited dielectric, i.e., air gap forming dielectric 25 .
- CVD chemical vapor deposition
- the method includes the steps of depositing a non-conformal second level CVD dielectric, e.g., air gap forming dielectric 25 , over an etched back first level interconnect, i.e., low-k dielectric layer 5 after the first level dielectric is removed from between the metal lines, such that pinched off air gaps 20 are formed in the first level with an overlying undulating surface topography in the second dielectric, e.g., air gap forming dielectric 25 .
- This topography has high points, i.e., apexes, at locations above the first level interconnect lines, i.e., metal lines 10 , and low points at the locations where air gaps 20 are located.
- a two layer hard mask stack 30 , 35 is formed on it, an organic planarizing layer (OPL) 51 is applied to fill the topography atop the hard mask stack 30 , 35 .
- OPL organic planarizing layer
- a line level litho and etch is performed first to open a trench pattern in the top hard mask layer, then the organic planarizing layer (OPL) 51 , and a via lithography process is done to form oversized via openings to a controlled depth in the organic planarizing layer (OPL) 51 such that the hard mask stack 30 , 35 is only etched at the high points of the topography above the interconnect lines 10 (also referred to as metal lines 10 ) in the first level.
- the sec air gap forming dielectric 25 is etched to form the vias which are self-aligned and land atop the lower level interconnect lines only, i.e., metal lines 10 only. As the high points always exclude the location of the air gaps 20 in the level below, the method yields via landing that automatically excludes the underlying air gap locations.
- FIG. 1 depicts one embodiment of a plurality of metal lines 10 , and forming a metal cap layer 12 on an upper surface of the plurality of metal lines 10 .
- the metal lines 10 may be arranged in an array configuration, in which the length of the adjacent metal lines 10 runs substantially parallel to one another.
- the metal lines 10 can provide electrical communication horizontally across an electrical device from one region of the electrical device to another, and can also be in communication with vias that bring the electrical signals to the interconnects and related structures across the electrical device.
- the metal lines 10 may be composed of any electrically conductive material.
- the metal lines 10 may be composed of copper, silver, platinum, aluminum, gold, tungsten and combinations thereof.
- the metal lines 10 may be composed of an n-type semiconductor material, such as n-type polysilicon.
- the metal lines 10 may have a height H 1 ranging from 20 nm to 1000 nm, and a width W 1 ranging from 5 nm to 500 nm.
- the metal lines 10 may have a height H 1 ranging from 20 nm to 100 nm, and a width W 1 ranging from 10 nm to 80 nm.
- the pitch P 1 separating the adjacent metal lines may range from 20 nm to 1000 nm.
- the pitch P 1 may range from 30 nm to 80 nm.
- the pitch P 1 may range from 40 nm to 50 nm.
- the metal lines 10 may be formed in trenches that are forming in a low-k dielectric layer 5 that is overlying a substrate (not shown).
- the substrate may include a semiconductor wafer, such as a type IV semiconductor wafer, e.g., silicon wafer, or a type III-V semiconductor wafer, such as a compound semiconductor, e.g., gallium arsenide semiconductor wafer.
- a number of dielectric layers and semiconductor material layers can be arranged with the substrate to provide microelectronic devices, or smaller devices, which can include semiconductor devices, such as field effect transistors (FETs), fin type field effect transistors (FinFETs), bipolar junction transistors (BJT) and combinations thereof.
- FETs field effect transistors
- FinFETs fin type field effect transistors
- BJT bipolar junction transistors
- the at least one device layer may also include memory devices, such as dynamic random access memory (DRAM), embedded dynamic random access memory (EDRAM), flash memory and combinations thereof.
- the at least one device layer can also include passive devices, such as resistors and capacitors, as well as electrical connections to the devices containing within the at least one device layer.
- the low-k dielectric layer 5 can be present atop the above described substrate.
- the term “low-k” denotes a material having a dielectric constant that is less than the dielectric constant of silicon dioxide (SiO 2 ).
- a low-k dielectric material for the intralevel dielectric layer 10 may have a dielectric constant that is less than 4.0, e.g., 3.9.
- the low-k dielectric material may have a dielectric constant ranging from 1.75 to 3.5.
- the low-k dielectric layer 5 may have a dielectric constant ranging from 2.0 to 3.2.
- the low-k dielectric layer 5 may have a dielectric constant ranging from 2.25 to 3.0.
- Examples of materials suitable for the low-k dielectric layer 5 may include organosilicate glass (OSG), fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, spin-on organic polymeric dielectrics (e.g., SILK.TM), spin-on silicone based polymeric dielectric (e.g., hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ), and combinations thereof.
- organosilicate glass fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide
- spin-on organic polymeric dielectrics e.g., SILK.TM
- spin-on silicone based polymeric dielectric e.g., hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ), and combinations thereof.
- the plurality of metal lines 10 may be formed in the low-k dielectric layer 5 by a process sequence that includes forming a plurality of line trenches in a low-k dielectric layer, forming a liner material 11 in the line trenches, and forming the plurality of metal lines 10 on the liner material 11 in the line trenches.
- the line trenches may be formed by forming a photoresist mask on the upper surface of the low-k dielectric layer 5 , and etching the low-k dielectric layer 5 using an etch process, such as reactive ion etch.
- the liner material 11 is typically a conformal layer, and is typically formed on the sidewalls and base of the line trenches.
- the term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer.
- the liner material 11 may be a seed layer for forming the material for the metal lines 10 . Examples of compositions for the seed layer may be metals, such as copper or aluminum.
- the liner material 11 may also be a diffusion barrier, such as a metal nitride, e.g., tantalum nitride, tungsten or titanium nitride.
- the liner material 11 may be formed using chemical vapor deposition (CVD), atomic layer deposition (ALD), or physical vapor deposition (PVD), and can have a thickness ranging from 1 nm to 10 nm, and in some examples having a thickness ranging from 2 nm to 5 nm.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- Examples of CVD suitable for forming the liner material 11 include plasma enhanced CVD (PECVD).
- PECVD plasma enhanced CVD
- PVD suitable for forming the liner material 11 include plating, electroplating, electroless plating, sputtering and combinations thereof.
- the metal lines 10 may be deposited to fill the line trenches.
- the metal lines may be formed using chemical vapor deposition (CVD), e.g., plasma enhanced CVD (PECVD); atomic layer deposition (ALD), or physical vapor deposition (PVD), e.g., plating, electroplating, electroless plating, sputtering and combinations thereof.
- CVD chemical vapor deposition
- PECVD plasma enhanced CVD
- ALD atomic layer deposition
- PVD physical vapor deposition
- plating, electroplating, electroless plating, sputtering and combinations thereof e.g., plating, electroplating, electroless plating, sputtering and combinations thereof.
- a planarization process may be applied to the upper surface of the deposited material for the metal lines, so that the upper surfaces of the metal lines are coplanar with the upper surface of the low-k dielectric layer 5 .
- FIG. 1 also depicts selectively forming a metal cap layer 12 on an upper surface of the plurality of metal lines 10 .
- selectively formed it is meant that the deposition process for forming the metal cap layer 12 deposits the metal material for the metal cap layer 12 only on the upper surface of the metal lines 10 without forming the metal material on the upper surface of the low-k dielectric material 5 .
- the metal cap layer 12 may be composed of cobalt (Co), tungsten (W) and ruthenium (Ru).
- the metal cap layer 12 may have a thickness ranging from 1 nm to 10 nm, and in some examples may range from 2 nm to 5 nm.
- the metal cap layer 12 may be deposited using a chemical vapor deposition (CVD) apparatus or an atomic layer deposition (ALD) apparatus. Further details regarding the selective forming for the material of the metal cap layer 12 may be found in U.S. Pat. Nos. 4,517,225, 4,853,347 and U.S. Patent Application Publication No. 2009/0269507, which are incorporated herein by reference.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- FIG. 2 depicts damaging a portion of a low-k dielectric material 5 that is separating adjacent metal lines 10 .
- the damage step may be provided by a plasma operation that removes the carbon from the low-K dielectric layer 5 .
- the plasma may include an oxygen plasma, an ammonia plasma, nitrogen or hydrogen plasma. The plasma process is continued until a thickness of the low-k dielectric layer 5 extending substantially to the base of the metal lines 10 is damaged (identified by damaged portion 5 a ).
- FIG. 3 depicts one embodiment of removing the damaged portion 5 a of the low-k dielectric 5 , and forming a conformal dielectric layer 15 on sidewalls and upper surfaces of said plurality of metal lines 10 .
- the damaged portion 5 a of the low-k dielectric 5 can be removed by an etch process that is selective to the portion of the low-k dielectric 5 that has not been damaged.
- the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied.
- a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater.
- the etch process for removing the damaged portion 5 a of the low-k dielectric 5 may also be selective to the metal cap layer 12 .
- the damaged portion 5 a of the low-k dielectric 5 may be removed using a wet or dry etch process.
- the damaged portion 5 a of the low-k dielectric 5 is removed by reactive ion etch (RIE). Removing the damaged portion 5 a of the low-k dielectric 5 forms a space between adjacent metal lines.
- RIE reactive ion etch
- the conformal dielectric layer 15 may be a continuous layer that extends across the entire substrate, and is present on the sidewall surfaces and upper surface of the metal lines 10 , as well as the portion of the low-k dielectric 5 present in the space between the metal lines 10 on the low-k dielectric 5 .
- the conformal dielectric layer 15 may be composed of an oxide, nitride, or oxynitride material.
- the conformal dielectric layer 15 may be silicon nitride.
- the conformal dielectric layer 15 may have a thickness ranging from 1 nm to 10 nm. In some embodiments, the conformal dielectric layer 15 has a thickness ranging from 2 nm to 5 nm.
- the conformal dielectric layer 15 may be formed using chemical vapor deposition, such as plasma enhanced CVD (PECVD), or atomic layer deposition (ALD).
- PECVD plasma enhanced CVD
- ALD atomic layer deposition
- FIG. 4 depicts one embodiment of forming at least one air gap 20 between adjacent metal lines 10 in the plurality of metal lines by depositing a non-conformal material stack 25 , 30 , 35 atop the plurality of metal lines 10 .
- the material stack includes an air gap forming dielectric 25 and a hard mask dielectric layer 30 , 35 .
- the air gap forming dielectric 25 is typically non-conformally deposited and encloses the air gaps 20 within said space between said adjacent lines 10 by pinching off the opening to the space.
- the air gap forming dielectric 25 is typically composed of a low-k dielectric.
- Examples of materials suitable for the low-k dielectric material that provides air gap forming dielectric 25 may include silicon carbon boron nitride (SiCBN), silicon oxycarbonitride (SiOCN), fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof.
- SiCBN silicon carbon boron nitride
- SiOCN silicon oxycarbonitride
- fluorine doped silicon dioxide carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof.
- the air gap forming dielectric 25 is deposited using a process that can provide a poor step coverage that can produce the undulating upper surface that is depicted in FIG. 4 .
- the undulating upper surface is characterized by alternative apexes and recesses in a wave like geometry.
- the apexes of the upper surface of the air gap forming dielectric 25 are aligned, i.e., self-aligned, to be centered over the metal lines 10 , and the recessed portion of the upper surface of the air gap forming dielectric 25 are aligned to the air gaps 20 .
- the thickness of the air gap forming dielectric 25 can be selected to ensure encapsulation of the air gaps 20 .
- the air gaps 20 typically have a width W 2 ranging from 10 nm to 500 nm.
- the hard mask dielectric layer is composed of a bilayer of a nitride containing dielectric 35 present on the low-k dielectric air gap forming dielectric 25 , and a metal nitride 30 that is present atop the nitride containing dielectric 35 .
- the material layers that provide the hard mask dielectric are conformally formed layers, which are formed entirety atop the undulating surface of the air gap forming dielectric 25 .
- the nitride containing dielectric 35 may be silicon nitride, and have a thickness ranging from 1 nm to 10 nm.
- the nitride containing dielectric 35 has a thickness ranging from 2 nm to 5 nm.
- the nitride containing dielectric 35 may be formed using chemical vapor deposition, such as plasma enhanced CVD (PECVD), or atomic layer deposition (ALD).
- PECVD plasma enhanced CVD
- ALD atomic layer deposition
- the metal nitride layer 30 can be a conformally formed layer.
- the metal nitride layer 30 may be composed of a metal nitride that is selected from the group consisting of titanium nitride, tantalum nitride, tungsten nitride and a combination thereof.
- the metal nitride layer 30 may have a thickness ranging from 1 nm to 10 nm. In another embodiment, the metal nitride layer 30 may have a thickness ranging from 2 nm to 5 nm.
- the metal nitride layer 30 may be formed using chemical vapor deposition (CVD), such as plasma enhanced CVD (PECVD); atomic layer deposition (ALD); or physical vapor deposition (CVD), such as sputtering and plating.
- CVD chemical vapor deposition
- PECVD plasma enhanced CVD
- ALD atomic layer deposition
- CVD physical vapor deposition
- FIG. 5 depicts one embodiment of forming a first etch mask 40 over a bilayer of the metal nitride layer 30 and the nitride containing dielectric layer 35 that provides the hard mask dielectric layer, wherein an opening 45 in the etch mask 40 is overlying at least one of said metal lines and at least one of said air gaps.
- Forming the etch mask 40 may begin with forming an organic planarization layer (OPL) 41 .
- the organic planarization layer (OPL) 41 may be an organic polymer, such as polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenether resin, polyphenylenesulfide resin, or benzocyclobutene (BCB).
- the opening 45 may be formed through the OPL layer using photolithography and etch processes.
- an antireflective coating 42 e.g., SiARC
- a photoresists mask 43 may be formed overlying the OPL layer 41 using deposition and photolithography, in which the openings in the photoresist mask correspond to the portions of the OPL layer 41 that are etched to provide the opening 45 .
- a photoresist pattern (also referred to as photoresist mask) is produced by applying a photoresist to the surface to be etched; exposing the photoresist to a pattern of radiation; and then developing the pattern into the photoresist utilizing a resist developer.
- the sections covered by the photoresist are protected while the exposed regions are removed using a selective etching process that removes the unprotected regions.
- the exposed portions of OPL layer 41 may then be etched to provide the opening 45 using the photoresist mask 43 as an etch mask.
- the etch process for forming the opening 45 may include an anisotropic etch, such as reactive ion etch, laser etching, plasma etching, or a combination thereof.
- FIG. 5 depicts one embodiment of removing an exposed portion of the metal nitride layer 30 exposed by the opening 45 selectively to the nitride containing dielectric 35 of the bilayer that provides the hard mask.
- the etch process for removing the exposed portion of the metal nitride layer 30 may be selective to the nitride containing dielectric 34 and the OPL layer 41 .
- the etch process for removing the exposed portion of the metal nitride layer 30 may be a wet etch process, or a dry etch, e.g., gas plasma etching or reactive ion etch.
- the OPL layer 41 , the SiARC layer 42 and the photoresist mask 43 may be stripped from the structure depicted in FIG. 5 .
- the metal nitride layer 30 , the OPL layer 41 , the SiARC layer 42 and the photoresist mask 43 are removed using a selective etch, such as a wet chemical etch.
- FIG. 6 depicts one embodiment of forming a sacrificial dielectric layer 51 atop the material stack 30 , 35 , wherein an opening 55 is present in the sacrificial dielectric 51 exposing an apex A 1 of the non-conformal material stack substantially aligned to a metal line 10 of the plurality of metal lines.
- the sacrificial dielectric layer 51 may be composed of an organic planarization layer (OPL) 51 that is similar to the organic planarization layer 41 described above with reference to FIG. 5 . Therefore, in some embodiments, the above description of the organic planarization layer 41 depicted in FIG. 4 may provide an example for one embodiment of a sacrificial dielectric layer 51 , as depicted in FIG. 5 .
- OPL organic planarization layer
- the opening 55 is formed in the sacrificial dielectric layer 51 using deposition, photolithography and etch processes.
- a photoresist etch mask 53 and antireflective coating 52 may be used in combination with an etch process, such as reactive ion etch, may be used to form the opening 55 .
- the width of the opening 55 exposes the nitride containing dielectric layer 35 that is present on the apex A 1 of the undulating upper surface of the air gap forming dielectric 25 that is aligned with the underlying metal line 20 , while a remaining portion of the nitride containing dielectric layer 35 is covered by a remaining portion of the sacrificial dielectric layer 51 .
- the depth of the opening 55 is selected so that the opening only exposes the nitride containing dielectric layer 35 that is present on the apex A 1 of the undulating surface of the air gap forming dielectric 25 , but the depth of the opening 55 does not extend to expose the portions of the nitride containing dielectric layer 35 that is present on the recessed portions of the undulating surface of the air gap forming dielectric 25 .
- the etch process for forming the opening 55 may be an anisotropic etch. As used herein, the term “anisotropic etch process” denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is greater than in the direction parallel to the surface to be etched.
- the anisotropic etch process that provides the opening 55 may be a reactive ion etch (RIE) process.
- RIE reactive ion etch
- Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation.
- the etch process for forming the opening 55 may be timed. In other embodiments, end point detection methods may be used to terminate the etch process for forming the opening 55 .
- FIG. 6 depicts one embodiment of removing an exposed portion of an apex portion of the hard mask dielectric layer, i.e., the apex portion of the nitride containing dielectric layer 35 , selectively to the air gap forming dielectric 25 and the sacrificial dielectric layer 51 .
- the etch process for removing the exposed portions of the nitride containing dielectric layer 35 that is present on the apex portion of the air gap forming dielectric 25 may be a wet etch process or a dry etch process. Examples of dry etch processes suitable for being employed at this stage of the present disclosure may include reaction ion etching or gas plasma etching.
- FIG. 7 depicts one embodiment of forming a trench 60 through the air gap forming dielectric 25 using a remaining portion the photoresist mask 53 and the patterned portion, i.e., opening 55 , of the sacrificial dielectric layer 51 as an etch mask to expose a metal line 10 . Because the trench 60 is formed using an anisotropic etch that removes the exposed air gap forming dielectric 25 , and the exposed air gap forming dielectric 25 is aligned to an underlying metal line 10 , the trench 60 is aligned to the underlying metal line 10 .
- the exposed air gap forming dielectric 25 is aligned to the underlying metal line 10 , because the exposed air gap forming dielectric 25 is the apex portion of the undulating upper surface of the air gap forming dielectric, which is aligned to the metal lines 10 .
- the etch process for forming the trench 60 may also be selective to the metal cap layer 12 atop the metal lines 10 .
- the etch process for forming the trench 60 may be provided by reactive ion etch (RIE).
- RIE reactive ion etch
- anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation.
- FIG. 8 depicts filling the trenches 60 with a plug material 65 prior to forming the contact to the metal line.
- the photoresist mask 53 , antireflective coating 52 and the sacrificial dielectric layer 51 may be removed.
- the exposed portion of the nitride containing dielectric layer 35 may be removed by an etch that is selective to the remaining portion of the metal nitride layer 30 and the sacrificial dielectric layer 51 .
- the via plug material may be composed of organic dielectric materials that can be employed in the invention include, but are not limited to: diamond-like carbon (DLC), fluorinated DLC, polyimides, fluorinated polyimides, parylene-N, parylene-F, benzocyclobutanes, poly(arylene ethers), polytetrafluoroethylene (PTFE) derivatives marketed by Du Pont de Nemours, Inc. under the registered trademark Teflon AF, poly(naphthalenes), poly(norbornenes), foams of polyimides, organic xerogels, porous PTFE and other nano-, micro- or macro-porous organic materials.
- DLC diamond-like carbon
- F fluorinated polyimides
- parylene-N parylene-F
- benzocyclobutanes poly(arylene ethers)
- PTFE polytetrafluoroethylene
- Teflon AF poly(naphthalenes)
- the plug material 65 may be deposited using chemical vapor deposition, solution deposition or spin on deposition. Following deposition, the plug material 65 may be planarized, e.g., by chemical mechanical planarization (CMP), to provide the structure depicted in FIG. 8 .
- CMP chemical mechanical planarization
- FIG. 9 depicts one embodiment of recessing the plug material 65 to expose the remaining portion of the hard mask 30 , 35 for removal by etching.
- the plug material 65 may be recessed by an etch that includes wet chemical etching or reactive ion etching.
- the remaining portion of the hard mask 30 , 35 may be removed by an etch process that is selective to the air gap forming dielectric 25 .
- FIG. 10 depicts forming a contact 75 to the metal lines 10 .
- Forming the contact 75 may include forming a contact liner 73 followed by an electrically conductive fill material 74 .
- the contact liner 73 may be a seed layer, diffusion barrier or adhesion layer that can be deposited using at least one of atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma vapor deposition (PVD), pulsed nucleation layer (PNL), pulsed deposition layer (PDL), plasma-enhanced ALD and plasma-enhanced CVD.
- the contact liner 73 may be composed of a metal, such as copper, aluminum, tungsten, tantalum, titanium and combinations thereof.
- the electrically conductive fill material 74 may be formed using a deposition method, such as CVD or PVD. Examples of PVD methods suitable for forming the electrically conductive fill material 74 include sputtering, plating, electroplating, electroless plating, and combinations thereof.
- the electrically conductive fill material 74 may include, but is not limited to: tungsten, copper, aluminum, silver, gold and alloys thereof.
- the upper surface of the electrically conductive fill material may be planarized, e.g., planarized by chemical mechanical planarization (CMP), to produce the structure depicted in FIG. 10 , in which the trench portion of the contact 75 is self-aligned to the metal line 10 , and does not open the air gaps 20 .
- CMP chemical mechanical planarization
- a sacrificial filler 85 is used between a lower interconnect conductor lines 10 after a dielectric etch back step and a permeable cap 86 is formed atop the interconnect structure.
- the next level interconnect is formed with vias 90 connecting to the lower interconnect level, wherein any misaligned portion of the vias is prevented from punching through by the permeable cap 86 and/or the underlying sacrificial fill material 85 .
- the sacrificial fill material 85 is then removed through the permeable cap layer 86 to form an air gap 20 in the lower interconnect level.
- any misaligned vias 90 in this structure are landed on the permeable hard mask 86 , and hence does not punch through into the lower interconnect level or air gaps 20 . Further details of this method are now described with reference to FIGS. 11 - 14 .
- FIG. 11 depicts forming at least one air gap 20 between adjacent metal lines 10 in a plurality of metal lines 10 .
- the metal lines 10 depicted in FIG. 11 are similar to the metal lines 10 that are described above with reference to FIG. 1 . Therefore, the description of the metal lines 10 , e.g., their composition and method of forming, that has been provided above referencing the structures depicted in FIG. 1 , is suitable for one embodiment of a metal line 10 as depicted in FIG. 11 .
- the metal lines 10 that are depicted in FIG. 11 may include a diffusion barrier liner 11 a , a seed layer 11 b , and an electrically conductive portion that provide the metal line.
- the metal lines 10 may be formed using a method that includes forming a plurality of line trenches in a low-k dielectric layer 5 , forming a liner material 11 a , 11 b in the line trenches; and forming the plurality of metal lines 10 on the liner material 11 a , 11 b in the line trenches.
- the low-k dielectric material 5 that is depicted in FIG. 11 can be provided by the low-k dielectric layer 5 that is described above with reference to FIG. 1 .
- the low-k dielectric material 5 may be present atop a substrate 1 . Examples of substrates suitable for the embodiment described with reference to FIGS. 11 - 14 is also provided in the above description of FIG. 1 .
- the air gaps 20 may be formed in the low-k dielectric layer 5 between the adjacent metal lines 10 using an etch process, such as a wet chemical etch, or a dry etch, such as reactive ion etch or gas phase etching.
- an etch process such as a wet chemical etch, or a dry etch, such as reactive ion etch or gas phase etching.
- FIG. 12 depicts forming a sacrificial filler material 85 within the at least one air gap 20 , and forming a permeable cap dielectric 86 atop the sacrificial filler material 85 .
- the sacrificial filler material 85 may be, but need not be, a dielectric.
- the sacrificial filler material 85 will cleanly decompose within a time and temperature range, and in an atmosphere, which will not adversely affect the function of other structural components.
- an acceptable decomposition temperature would be at or about 350° C.-450° C.
- Suitable materials to function as a sacrificial layer include: polystyrenes; polymethyl methacrylates; polynorbornenes; and polypropylene glycols.
- Cross linking of the organics by UV or electron beam exposure has the benefit of rendering those temporary dielectric layers insoluble to organic solvents used during processing.
- the sacrificial filler material 85 may be deposited using chemical vapor deposition (CVD), chemical solution deposition, and/or spin on deposition.
- the time period for depositing the sacrificial filler material 85 is selected to fill the air gaps 20 .
- a planarization process may be applied to the upper surface of the sacrificial filler material 85 following deposition, such as chemical mechanical planarization, so that an upper surface of the sacrificial filler material 85 is coplanar with an upper surface of the low-k dielectric layer 5 and the metal lines 10 , as depicted in FIG. 12 .
- FIG. 12 also depicts forming a permeable cap dielectric 86 atop the sacrificial filler material 85 .
- the term “permeable” denotes that a solid material allows for the decomposing sacrificial filler material 85 to outgas through the permeable solid material.
- the permeable cap dielectric 86 that is formed atop the sacrificial filler material 85 comprises crosslinked polyphenylenes, porous SiCOH, SiCOH, methyl silsesquioxane (MSSQ), crosslinked polyphenylenes or combinations.
- Suitable materials to function as a permeable cap dielectric 86 include: HoSP and HoSP Best, products of Honeywell Electronic Materials; JSR 5140, JSR 2021, products of JSR Micro; SiCOH, polycarbonate or combinations of any of these materials, optionally arranged as a bi-layer.
- the permeable cap dielectric 86 is deposited using chemical vapor deposition (CVD), spin on deposition, or a combination thereof.
- FIGS. 13 and 14 depict forming a contact 91 , 95 to a metal line 10 of the plurality of metal lines, wherein at least one of the permeable cap dielectric 86 and the sacrificial filler material 85 obstruct the contact from filling said at least one air gap 20 .
- FIG. 13 depicts forming an interlevel dielectric layer 87 over the permeable cap dielectric 86 , patterning the interlevel dielectric layer 87 with an etch that is selective to at least one of the permeable cap dielectric 86 and the sacrificial filler material 85 to form a trench 90 ; and forming a trench liner material 91 .
- the interlevel dielectric layer 87 may be selected from the group consisting of silicon containing materials such as SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLKTM, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, ⁇ -C:H). Additional choices for the interlevel dielectric layer 87 include any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable.
- silicon containing materials such as SiO 2 , Si 3 N 4 ,
- Patterning the interlevel dielectric layer 87 with an etch that is selective to at least one of the permeable cap dielectric 86 and the sacrificial filler material 85 to form a trench 90 may employ photolithography and etch processes similar to those described above in the embodiments described with reference to FIGS. 1 - 10 . In some embodiments, patterning of the interlevel dielectric layer etches through said permeable cap dielectric, but does not impact the integrity of the sacrificial filler material 85 .
- FIG. 14 depicts filling the trench 90 with an electrically conductive material to form a contact 91 , 95 to a metal line of the plurality of metal lines, and removing said sacrificial filler material 85 .
- the contact may include a trench liner 91 and an electrically conductive material fill 95 .
- the trench liner 91 may be a seed layer, diffusion barrier or adhesion layer that can be deposited using at least one of atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma vapor deposition (PVD), pulsed nucleation layer (PNL), pulsed deposition layer (PDL), plasma-enhanced ALD and plasma-enhanced CVD.
- the trench liner 91 may be composed of a metal, such as copper, aluminum, tungsten, tantalum, titanium and combinations thereof.
- the electrically conductive fill material 95 may be formed using deposition methods, such as CVD or PVD. Examples of PVD methods suitable for forming the electrically conductive fill material 95 include sputtering, plating, electroplating, electroless plating, and combinations thereof.
- the electrically conductive fill material 95 may include, but is not limited to: tungsten, copper, aluminum, silver, gold and alloys thereof.
- the upper surface of the electrically conductive fill material may be planarized, e.g., planarized by chemical mechanical planarization (CMP).
- CMP chemical mechanical planarization
- a second interlevel dielectric layer 96 may be formed atop the planarized upper surface of the electrically conductive fill material.
- FIG. 14 depicts removing the sacrificial filler material 85 from the air gaps 20 .
- the sacrificial filler material 85 may be thermally decomposed into a gas, wherein the gas out diffuses from the air gap through the permeable cap dielectric 86 .
- Thermal decomposition of the sacrificial filler material 85 may include annealing the structure depicted in FIG. 14 in a furnace having controlled, inert or vacuum atmosphere. The increase in temperature is slowly ramped to about 350° C. to 450° C. for a time sufficient to complete removal of the sacrificial filler material 85 and its decomposition by-products. The end point may be monitored using a mass spectrometer.
- the thermal decomposition method may continue until an entirety of the sacrificial filler material 85 has decomposed, leaving air dielectric, i.e., gaseous air, i.e., no solid material, in its place.
- air dielectric i.e., gaseous air, i.e., no solid material.
- the decomposition byproducts are gasified and diffuse through permeable hard permeable cap dielectric 86 and are removed by vacuum.
- FIG. 15 is a top down view depicting an interconnect structure to metal lines 10 separated by air gaps 20 that does not include an exclusion zone.
- An exclusion zone is an area in which a dielectric material is present between lines, i.e., completely filling the area between adjacent lines, in which the vias are formed to avoid the vias from entering an air gap.
- the entirety of the space separating adjacent metal lines are provided air gaps 20 .
- FIG. 15 depicts an electrical device that includes a plurality of metal lines 10 in a region of a substrate positioned in an array of metal lines all having parallel lengths.
- FIG. 15 depicts a plurality of air gaps 20 between the metal lines 10 in a same level as the metal lines, wherein an air gap 20 is present between each set of adjacent metal lines.
- FIG. 15 further depicts a plurality of interconnects 74 , 95 in electrical communication with said plurality of metal lines 10 , wherein an exclusion zone for the plurality of interconnects 74 , 95 is not present in said array of metal lines 10 .
- the cross section depicted by section line A-A illustrates the embodiment described above with reference to FIGS. 11 - 14 .
- the plurality of interconnects 95 in electrical communication with said plurality of metal lines 19 includes interconnects that are present extending over an air gap 20 , but does not extend into the air gap 20 , as depicted in FIG. 14 .
- the bottom surface of the interconnect 91 , 95 provides a portion of an upper surface of the air gap 20 .
- a permeable dielectric cap 86 is adjacent to the bottom surface of the interconnect 91 , 95 and provides an abutting upper surface of the air gap adjacent 20 to the upper surface of the air gap 20 provided by the interconnect.
- the cross section depicted by section line B-B illustrates the embodiment described above with reference to FIGS. 1 - 10 .
- the plurality of interconnects 73 , 74 are self-aligned to the plurality of metal lines 10 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Geometry (AREA)
- Optics & Photonics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
An electrical device includes a plurality of metal lines in a region of a substrate positioned in an array of metal lines all having parallel lengths, and a plurality of air gaps between the metal lines in a same level as the metal lines, wherein an air gap is present between each set of adjacent metal lines. A plurality of interconnects may be present in electrical communication with said plurality of metal lines, wherein an exclusion zone for said plurality of interconnects is not present in said array of metal lines.
Description
- The present invention relates to electrical devices, and more particularly, to interconnect structures in electrical devices.
- Back end of the line (BEOL) resistance and capacitance are important parameters in interconnect performance, typically documented as RC product. As the dimensions of electrical devices, such as semiconductor and memory devices, continue to scale, i.e., be reduced, the resistance typically increases exponentially, while the capacitance increases linearly (or remains constant through material changes). The interest in reducing the RC product has driven reducing the capacitance by reducing the dielectric constant of some of the dielectric materials being used in electrical devices.
- The present disclosure is directed to interconnects in electrical devices including air gap structures, and methods of forming interconnects to electrical devices including air gap structures. In one embodiment, the method may include forming a plurality of metal lines. At least one air gap is formed between adjacent metal lines in said plurality of metal lines by depositing a non-conformal material stack atop the plurality of metal lines, the material stack includes an air gap forming dielectric and a hard mask dielectric layer. A first interlevel dielectric layer is formed atop the material stack, wherein a trench is present in the interlevel dielectric exposing an apex of the non-conformal material stack substantially aligned to a metal line of the plurality of metal lines. An exposed portion of an apex portion of the hard mask dielectric layer is removed selectively to the air gap forming dielectric. A second trench is formed through the air gap forming dielectric using a remaining portion of the hard mask dielectric layer as an etch mask to expose a metal line without opening said at least one air gap. A contact to the air gap is formed in at least the second trench.
- In another embodiment, a method of forming an interconnect to an electrical device is provided that includes forming at least one air gap between adjacent metal lines in a plurality of metal lines, and forming a sacrificial filler material within the at least one air gap. A permeable cap dielectric is formed atop the sacrificial filler material. A contact is formed to a metal line of the plurality of metal lines. At least one of the permeable cap dielectric and the sacrificial filler material obstruct the contact from filling said at least one air gap. The sacrificial filler material is removed.
- In another aspect of the present disclosure, an electrical device is provided that includes a plurality of metal lines in a region of a substrate positioned in an array of metal lines all having parallel lengths, and a plurality of air gaps between the metal lines in a same level as the metal lines. The air gaps are present between each set of adjacent metal lines. A plurality of interconnects are in electrical communication with the plurality of metal lines. An exclusion zone for said plurality of interconnects is not present in the array of metal lines.
- In yet another aspect of the present disclosure, an electrical device is provided that includes a plurality of metal lines in a region of a substrate positioned in an array of metal lines all having parallel lengths; and a plurality of air gaps between the metal lines in a same level as the metal lines, wherein an air gap is present between each set of adjacent metal lines. The electrical device may further include a plurality of interconnects in electrical communication with said plurality of metal lines, in which the plurality of interconnects includes interconnects that are present extending over an air gap, but do not extend into the air gap. In some examples, the bottom surface of the interconnect provides a portion of an upper surface of the air gap. In some examples, a permeable dielectric cap is adjacent to the bottom surface of the interconnect and provides an abutting upper surface of the air gap adjacent to the upper surface of the air gap provided by the interconnect.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a side cross-sectional view depicting one embodiment of a plurality of metal lines, and forming a metal cap layer on an upper surface of the plurality of metal lines, in accordance with one embodiment of the present disclosure. -
FIG. 2 is a side cross-sectional view depicting damaging a portion of a low-k dielectric material that is separating adjacent metal lines, in accordance with one embodiment of the present disclosure. -
FIG. 3 is a side cross-sectional view depicting removing the damaged portion of the low-k dielectric and forming a conformal dielectric layer on sidewalls and upper surfaces of said plurality of metal lines, in accordance with one embodiment of the present disclosure. -
FIG. 4 is a side cross-sectional view depicting one embodiment of forming at least one air gap between adjacent metal lines in the plurality of metal lines by depositing a non-conformal material stack atop the plurality of metal lines, wherein the material stack includes an air gap forming dielectric and a hard mask dielectric layer, in accordance with the present disclosure. -
FIG. 5 is a side cross-sectional view depicting one embodiment of forming a first etch mask over a bilayer of a metal nitride layer and a nitride containing dielectric that provides the hard mask dielectric layer, wherein an opening in the etch mask is overlying at least one of said metal lines and at least one of said air gaps, and removing an exposed portion of the metal nitride layer in said opening selectively to the nitride containing dielectric of the bilayer, in accordance with the present disclosure. -
FIG. 6 is a side cross-sectional view depicting one embodiment of forming an interlevel dielectric layer atop the material stack, wherein an opening is present in the interlevel dielectric exposing an apex of the non-conformal material stack substantially aligned to a metal line of the plurality of metal lines, and removing an exposed portion of an apex portion of the hard mask dielectric layer selectively to the air gap forming dielectric, in accordance with the present disclosure. -
FIG. 7 is a side cross-sectional view depicting one embodiment of forming a trench through the air gap forming dielectric using a remaining portion the hard mask dielectric layer as an etch mask to expose a metal line without opening said at least one air gap, in accordance with the present disclosure. -
FIG. 8 is a side cross-sectional view depicting filling the trenches with a plug material prior to forming the contact to the metal line. -
FIG. 9 is a side cross-sectional view depicting recessing the plug material to expose the remaining portion of the hard mask for removal by etching, in accordance with one embodiment of the present disclosure. -
FIG. 10 is a side cross-sectional view depicting forming a contact to the metal lines, in accordance with one embodiment of the present disclosure. -
FIG. 11 is a side cross-sectional view depicting forming at least one air gap between adjacent metal lines in a plurality of metal lines, in accordance with one embodiment of the present disclosure. -
FIG. 12 is a side cross-sectional view depicting forming a sacrificial filler material within the at least one air gap, and forming a permeable cap dielectric atop the sacrificial filler material, in accordance with one embodiment of the present disclosure. -
FIG. 13 is a side cross-sectional view depicting forming a trench for a contact on the structure depicted inFIG. 12 . -
FIG. 14 is a side cross-sectional view depicting forming a contact to a metal line of the plurality of metal lines, and removing said sacrificial filler material, in accordance with one embodiment of the present disclosure. -
FIG. 15 is a top down view depicting an interconnect structure to metal lines separated by air gaps that does not include an exclusion zone, in accordance with one embodiment of the present disclosure. - Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments is intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure. For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures. The terms “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- In some embodiments, the methods and structures disclosed herein provide a structure and method for maximizing air gap usage in back end of the line interconnects through via landing modification. Metal vias may also be referred to as contacts throughout the present disclosure.
- BEOL resistance and capacitance are the critical parameters in interconnect performance, typically documented as the RC product. The need to minimize the RC product has driven the reduction in the capacitance through lowering of the dielectric constant. One solution for reducing the dielectric constant is the incorporation of air gaps between interconnects (k=1). Typically, air gap structures are carefully placed within circuits to prevent via structures from landing thereon, i.e., possibly from above, and entering an air gapped region, which can result in producing electrical shorts. This can lead to a reduction in total amount of air gaps that can be positioned within an electrical device, in which exclusion zones are positioned around areas in which vias are to land, reducing the effectiveness of the air gap structure. In some embodiments, the methods and structures disclosed herein create a fully aligned via compatible with maximized air gap utilization. In some embodiments, the methods and structures disclosed herein fill air gaps with a sacrificial material to prevent via landing shorts. In some embodiments, the methods and structures disclosed herein provide multilevel air gap structures, wherein the upper level via is fully aligned with and/or captured on an underlying barrier dielectric surface overlying the lower interconnect level, such that bridging of the misaligned upper level via to an air gap in the lower interconnect level is avoided. The methods and structures disclosed herein avoid interconnect to air gap misalignment without the use of restrictive via landing design rules that can restrict the location and area of the allowable air gap regions. The methods and structures of the present disclosure are now discussed with more detail referring to
FIGS. 1-15 . -
FIGS. 1-10 depict one embodiment of a method for forming self-aligned and fully landed vias in a multi-level air gap interconnect structure leveraging the inherent topography of the air gap forming chemical vapor deposition (CVD) deposited dielectric, i.e., airgap forming dielectric 25. As will be further described below, the method includes the steps of depositing a non-conformal second level CVD dielectric, e.g., airgap forming dielectric 25, over an etched back first level interconnect, i.e., low-k dielectric layer 5 after the first level dielectric is removed from between the metal lines, such that pinched offair gaps 20 are formed in the first level with an overlying undulating surface topography in the second dielectric, e.g., airgap forming dielectric 25. This topography has high points, i.e., apexes, at locations above the first level interconnect lines, i.e.,metal lines 10, and low points at the locations whereair gaps 20 are located. In some embodiments, a two layerhard mask stack hard mask stack hard mask stack gap forming dielectric 25 is etched to form the vias which are self-aligned and land atop the lower level interconnect lines only, i.e.,metal lines 10 only. As the high points always exclude the location of theair gaps 20 in the level below, the method yields via landing that automatically excludes the underlying air gap locations. -
FIG. 1 depicts one embodiment of a plurality ofmetal lines 10, and forming ametal cap layer 12 on an upper surface of the plurality ofmetal lines 10. The metal lines 10 may be arranged in an array configuration, in which the length of theadjacent metal lines 10 runs substantially parallel to one another. Themetal lines 10 can provide electrical communication horizontally across an electrical device from one region of the electrical device to another, and can also be in communication with vias that bring the electrical signals to the interconnects and related structures across the electrical device. - The metal lines 10 may be composed of any electrically conductive material. For example, the
metal lines 10 may be composed of copper, silver, platinum, aluminum, gold, tungsten and combinations thereof. In other embodiments, themetal lines 10 may be composed of an n-type semiconductor material, such as n-type polysilicon. The metal lines 10 may have a height H1 ranging from 20 nm to 1000 nm, and a width W1 ranging from 5 nm to 500 nm. In another embodiment, themetal lines 10 may have a height H1 ranging from 20 nm to 100 nm, and a width W1 ranging from 10 nm to 80 nm. The pitch P1 separating the adjacent metal lines may range from 20 nm to 1000 nm. In another embodiment, the pitch P1 may range from 30 nm to 80 nm. In yet another embodiment, the pitch P1 may range from 40 nm to 50 nm. - The metal lines 10 may be formed in trenches that are forming in a low-
k dielectric layer 5 that is overlying a substrate (not shown). The substrate may include a semiconductor wafer, such as a type IV semiconductor wafer, e.g., silicon wafer, or a type III-V semiconductor wafer, such as a compound semiconductor, e.g., gallium arsenide semiconductor wafer. In one embodiment, a number of dielectric layers and semiconductor material layers can be arranged with the substrate to provide microelectronic devices, or smaller devices, which can include semiconductor devices, such as field effect transistors (FETs), fin type field effect transistors (FinFETs), bipolar junction transistors (BJT) and combinations thereof. The at least one device layer may also include memory devices, such as dynamic random access memory (DRAM), embedded dynamic random access memory (EDRAM), flash memory and combinations thereof. The at least one device layer can also include passive devices, such as resistors and capacitors, as well as electrical connections to the devices containing within the at least one device layer. - The low-
k dielectric layer 5 can be present atop the above described substrate. The term “low-k” denotes a material having a dielectric constant that is less than the dielectric constant of silicon dioxide (SiO2). For example, a low-k dielectric material for theintralevel dielectric layer 10 may have a dielectric constant that is less than 4.0, e.g., 3.9. In one embodiment, the low-k dielectric material may have a dielectric constant ranging from 1.75 to 3.5. In another embodiment, the low-k dielectric layer 5 may have a dielectric constant ranging from 2.0 to 3.2. In yet an even further embodiment, the low-k dielectric layer 5 may have a dielectric constant ranging from 2.25 to 3.0. Examples of materials suitable for the low-k dielectric layer 5 may include organosilicate glass (OSG), fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, spin-on organic polymeric dielectrics (e.g., SILK.™), spin-on silicone based polymeric dielectric (e.g., hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ), and combinations thereof. - In some embodiments, the plurality of
metal lines 10 may be formed in the low-k dielectric layer 5 by a process sequence that includes forming a plurality of line trenches in a low-k dielectric layer, forming aliner material 11 in the line trenches, and forming the plurality ofmetal lines 10 on theliner material 11 in the line trenches. The line trenches may be formed by forming a photoresist mask on the upper surface of the low-k dielectric layer 5, and etching the low-k dielectric layer 5 using an etch process, such as reactive ion etch. Theliner material 11 is typically a conformal layer, and is typically formed on the sidewalls and base of the line trenches. The term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. Theliner material 11 may be a seed layer for forming the material for the metal lines 10. Examples of compositions for the seed layer may be metals, such as copper or aluminum. Theliner material 11 may also be a diffusion barrier, such as a metal nitride, e.g., tantalum nitride, tungsten or titanium nitride. Theliner material 11 may be formed using chemical vapor deposition (CVD), atomic layer deposition (ALD), or physical vapor deposition (PVD), and can have a thickness ranging from 1 nm to 10 nm, and in some examples having a thickness ranging from 2 nm to 5 nm. Examples of CVD suitable for forming theliner material 11 include plasma enhanced CVD (PECVD). Examples of PVD suitable for forming theliner material 11 include plating, electroplating, electroless plating, sputtering and combinations thereof. The metal lines 10 may be deposited to fill the line trenches. The metal lines may be formed using chemical vapor deposition (CVD), e.g., plasma enhanced CVD (PECVD); atomic layer deposition (ALD), or physical vapor deposition (PVD), e.g., plating, electroplating, electroless plating, sputtering and combinations thereof. A planarization process may be applied to the upper surface of the deposited material for the metal lines, so that the upper surfaces of the metal lines are coplanar with the upper surface of the low-k dielectric layer 5. -
FIG. 1 also depicts selectively forming ametal cap layer 12 on an upper surface of the plurality ofmetal lines 10. By selectively formed it is meant that the deposition process for forming themetal cap layer 12 deposits the metal material for themetal cap layer 12 only on the upper surface of themetal lines 10 without forming the metal material on the upper surface of the low-k dielectric material 5. Themetal cap layer 12 may be composed of cobalt (Co), tungsten (W) and ruthenium (Ru). Themetal cap layer 12 may have a thickness ranging from 1 nm to 10 nm, and in some examples may range from 2 nm to 5 nm. Themetal cap layer 12 may be deposited using a chemical vapor deposition (CVD) apparatus or an atomic layer deposition (ALD) apparatus. Further details regarding the selective forming for the material of themetal cap layer 12 may be found in U.S. Pat. Nos. 4,517,225, 4,853,347 and U.S. Patent Application Publication No. 2009/0269507, which are incorporated herein by reference. -
FIG. 2 depicts damaging a portion of a low-k dielectric material 5 that is separatingadjacent metal lines 10. The damage step may be provided by a plasma operation that removes the carbon from the low-K dielectric layer 5. The plasma may include an oxygen plasma, an ammonia plasma, nitrogen or hydrogen plasma. The plasma process is continued until a thickness of the low-k dielectric layer 5 extending substantially to the base of themetal lines 10 is damaged (identified by damagedportion 5 a). -
FIG. 3 depicts one embodiment of removing the damagedportion 5 a of the low-k dielectric 5, and forming aconformal dielectric layer 15 on sidewalls and upper surfaces of said plurality ofmetal lines 10. The damagedportion 5 a of the low-k dielectric 5 can be removed by an etch process that is selective to the portion of the low-k dielectric 5 that has not been damaged. As used herein, the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, in one embodiment, a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater. The etch process for removing the damagedportion 5 a of the low-k dielectric 5 may also be selective to themetal cap layer 12. In some embodiments, the damagedportion 5 a of the low-k dielectric 5 may be removed using a wet or dry etch process. In one embodiment, the damagedportion 5 a of the low-k dielectric 5 is removed by reactive ion etch (RIE). Removing the damagedportion 5 a of the low-k dielectric 5 forms a space between adjacent metal lines. - The
conformal dielectric layer 15 may be a continuous layer that extends across the entire substrate, and is present on the sidewall surfaces and upper surface of themetal lines 10, as well as the portion of the low-k dielectric 5 present in the space between themetal lines 10 on the low-k dielectric 5. Theconformal dielectric layer 15 may be composed of an oxide, nitride, or oxynitride material. For example, when theconformal dielectric layer 15 is composed of a nitride, theconformal dielectric layer 15 may be silicon nitride. Theconformal dielectric layer 15 may have a thickness ranging from 1 nm to 10 nm. In some embodiments, theconformal dielectric layer 15 has a thickness ranging from 2 nm to 5 nm. Theconformal dielectric layer 15 may be formed using chemical vapor deposition, such as plasma enhanced CVD (PECVD), or atomic layer deposition (ALD). -
FIG. 4 depicts one embodiment of forming at least oneair gap 20 betweenadjacent metal lines 10 in the plurality of metal lines by depositing anon-conformal material stack metal lines 10. In some embodiments, the material stack includes an airgap forming dielectric 25 and a hard maskdielectric layer gap forming dielectric 25 is typically non-conformally deposited and encloses theair gaps 20 within said space between saidadjacent lines 10 by pinching off the opening to the space. The airgap forming dielectric 25 is typically composed of a low-k dielectric. Examples of materials suitable for the low-k dielectric material that provides airgap forming dielectric 25 may include silicon carbon boron nitride (SiCBN), silicon oxycarbonitride (SiOCN), fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof. - The air
gap forming dielectric 25 is deposited using a process that can provide a poor step coverage that can produce the undulating upper surface that is depicted inFIG. 4 . The undulating upper surface is characterized by alternative apexes and recesses in a wave like geometry. The apexes of the upper surface of the airgap forming dielectric 25 are aligned, i.e., self-aligned, to be centered over themetal lines 10, and the recessed portion of the upper surface of the airgap forming dielectric 25 are aligned to theair gaps 20. The thickness of the airgap forming dielectric 25 can be selected to ensure encapsulation of theair gaps 20. Theair gaps 20 typically have a width W2 ranging from 10 nm to 500 nm. - Referring to
FIG. 4 , in some embodiments, the hard mask dielectric layer is composed of a bilayer of anitride containing dielectric 35 present on the low-k dielectric airgap forming dielectric 25, and ametal nitride 30 that is present atop thenitride containing dielectric 35. In some embodiments, the material layers that provide the hard mask dielectric are conformally formed layers, which are formed entirety atop the undulating surface of the airgap forming dielectric 25. For example, thenitride containing dielectric 35 may be silicon nitride, and have a thickness ranging from 1 nm to 10 nm. In some embodiments, thenitride containing dielectric 35 has a thickness ranging from 2 nm to 5 nm. Thenitride containing dielectric 35 may be formed using chemical vapor deposition, such as plasma enhanced CVD (PECVD), or atomic layer deposition (ALD). - The
metal nitride layer 30 can be a conformally formed layer. Themetal nitride layer 30 may be composed of a metal nitride that is selected from the group consisting of titanium nitride, tantalum nitride, tungsten nitride and a combination thereof. Themetal nitride layer 30 may have a thickness ranging from 1 nm to 10 nm. In another embodiment, themetal nitride layer 30 may have a thickness ranging from 2 nm to 5 nm. Themetal nitride layer 30 may be formed using chemical vapor deposition (CVD), such as plasma enhanced CVD (PECVD); atomic layer deposition (ALD); or physical vapor deposition (CVD), such as sputtering and plating. -
FIG. 5 depicts one embodiment of forming afirst etch mask 40 over a bilayer of themetal nitride layer 30 and the nitride containingdielectric layer 35 that provides the hard mask dielectric layer, wherein anopening 45 in theetch mask 40 is overlying at least one of said metal lines and at least one of said air gaps. Forming theetch mask 40 may begin with forming an organic planarization layer (OPL) 41. The organic planarization layer (OPL) 41 may be an organic polymer, such as polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenether resin, polyphenylenesulfide resin, or benzocyclobutene (BCB). Theopening 45 may be formed through the OPL layer using photolithography and etch processes. For example, anantireflective coating 42, e.g., SiARC, may be formed atop theOPL layer 41, followed by aphotoresists mask 43. For example, aphotoresist mask 43 may be formed overlying theOPL layer 41 using deposition and photolithography, in which the openings in the photoresist mask correspond to the portions of theOPL layer 41 that are etched to provide theopening 45. More specifically, in one embodiment, a photoresist pattern (also referred to as photoresist mask) is produced by applying a photoresist to the surface to be etched; exposing the photoresist to a pattern of radiation; and then developing the pattern into the photoresist utilizing a resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected while the exposed regions are removed using a selective etching process that removes the unprotected regions. The exposed portions ofOPL layer 41 may then be etched to provide theopening 45 using thephotoresist mask 43 as an etch mask. The etch process for forming theopening 45 may include an anisotropic etch, such as reactive ion etch, laser etching, plasma etching, or a combination thereof. -
FIG. 5 depicts one embodiment of removing an exposed portion of themetal nitride layer 30 exposed by theopening 45 selectively to thenitride containing dielectric 35 of the bilayer that provides the hard mask. The etch process for removing the exposed portion of themetal nitride layer 30 may be selective to the nitride containing dielectric 34 and theOPL layer 41. The etch process for removing the exposed portion of themetal nitride layer 30 may be a wet etch process, or a dry etch, e.g., gas plasma etching or reactive ion etch. - Following removal of the exposed portion of the
metal nitride layer 30, theOPL layer 41, theSiARC layer 42 and thephotoresist mask 43 may be stripped from the structure depicted inFIG. 5 . In some embodiments, themetal nitride layer 30, theOPL layer 41, theSiARC layer 42 and thephotoresist mask 43 are removed using a selective etch, such as a wet chemical etch. -
FIG. 6 depicts one embodiment of forming asacrificial dielectric layer 51 atop thematerial stack opening 55 is present in thesacrificial dielectric 51 exposing an apex A1 of the non-conformal material stack substantially aligned to ametal line 10 of the plurality of metal lines. Thesacrificial dielectric layer 51 may be composed of an organic planarization layer (OPL) 51 that is similar to theorganic planarization layer 41 described above with reference toFIG. 5 . Therefore, in some embodiments, the above description of theorganic planarization layer 41 depicted inFIG. 4 may provide an example for one embodiment of asacrificial dielectric layer 51, as depicted inFIG. 5 . Theopening 55 is formed in thesacrificial dielectric layer 51 using deposition, photolithography and etch processes. For example, aphotoresist etch mask 53 andantireflective coating 52 may be used in combination with an etch process, such as reactive ion etch, may be used to form theopening 55. The width of theopening 55 exposes the nitride containingdielectric layer 35 that is present on the apex A1 of the undulating upper surface of the airgap forming dielectric 25 that is aligned with theunderlying metal line 20, while a remaining portion of the nitride containingdielectric layer 35 is covered by a remaining portion of thesacrificial dielectric layer 51. - The depth of the
opening 55 is selected so that the opening only exposes the nitride containingdielectric layer 35 that is present on the apex A1 of the undulating surface of the airgap forming dielectric 25, but the depth of theopening 55 does not extend to expose the portions of the nitride containingdielectric layer 35 that is present on the recessed portions of the undulating surface of the airgap forming dielectric 25. The etch process for forming theopening 55 may be an anisotropic etch. As used herein, the term “anisotropic etch process” denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is greater than in the direction parallel to the surface to be etched. The anisotropic etch process that provides theopening 55 may be a reactive ion etch (RIE) process. Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation. To determine the depth of theopening 55 that exposes only the apex portions of the nitride containingdielectric layer 35, the etch process for forming theopening 55 may be timed. In other embodiments, end point detection methods may be used to terminate the etch process for forming theopening 55. -
FIG. 6 depicts one embodiment of removing an exposed portion of an apex portion of the hard mask dielectric layer, i.e., the apex portion of the nitride containingdielectric layer 35, selectively to the airgap forming dielectric 25 and thesacrificial dielectric layer 51. The etch process for removing the exposed portions of the nitride containingdielectric layer 35 that is present on the apex portion of the airgap forming dielectric 25 may be a wet etch process or a dry etch process. Examples of dry etch processes suitable for being employed at this stage of the present disclosure may include reaction ion etching or gas plasma etching. -
FIG. 7 depicts one embodiment of forming atrench 60 through the airgap forming dielectric 25 using a remaining portion thephotoresist mask 53 and the patterned portion, i.e., opening 55, of thesacrificial dielectric layer 51 as an etch mask to expose ametal line 10. Because thetrench 60 is formed using an anisotropic etch that removes the exposed airgap forming dielectric 25, and the exposed airgap forming dielectric 25 is aligned to anunderlying metal line 10, thetrench 60 is aligned to theunderlying metal line 10. The exposed airgap forming dielectric 25 is aligned to theunderlying metal line 10, because the exposed airgap forming dielectric 25 is the apex portion of the undulating upper surface of the air gap forming dielectric, which is aligned to the metal lines 10. The etch process for forming thetrench 60 may also be selective to themetal cap layer 12 atop the metal lines 10. The etch process for forming thetrench 60 may be provided by reactive ion etch (RIE). Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation. -
FIG. 8 depicts filling thetrenches 60 with aplug material 65 prior to forming the contact to the metal line. Before filling the trenches, thephotoresist mask 53,antireflective coating 52 and thesacrificial dielectric layer 51 may be removed. Thereafter, the exposed portion of the nitride containingdielectric layer 35 may be removed by an etch that is selective to the remaining portion of themetal nitride layer 30 and thesacrificial dielectric layer 51. Thetrench 60 may then be filled with a via plug material, such as SiARC or organo-siloxane (RxCH3ySiOz) polymer (R=organic chromophore)(marketed under the tradename DUO from Honeywell. In other examples, the via plug material may be composed of organic dielectric materials that can be employed in the invention include, but are not limited to: diamond-like carbon (DLC), fluorinated DLC, polyimides, fluorinated polyimides, parylene-N, parylene-F, benzocyclobutanes, poly(arylene ethers), polytetrafluoroethylene (PTFE) derivatives marketed by Du Pont de Nemours, Inc. under the registered trademark Teflon AF, poly(naphthalenes), poly(norbornenes), foams of polyimides, organic xerogels, porous PTFE and other nano-, micro- or macro-porous organic materials. Theplug material 65 may be deposited using chemical vapor deposition, solution deposition or spin on deposition. Following deposition, theplug material 65 may be planarized, e.g., by chemical mechanical planarization (CMP), to provide the structure depicted inFIG. 8 . -
FIG. 9 depicts one embodiment of recessing theplug material 65 to expose the remaining portion of thehard mask plug material 65 may be recessed by an etch that includes wet chemical etching or reactive ion etching. The remaining portion of thehard mask gap forming dielectric 25. -
FIG. 10 depicts forming acontact 75 to the metal lines 10. Forming thecontact 75 may include forming acontact liner 73 followed by an electricallyconductive fill material 74. Thecontact liner 73 may be a seed layer, diffusion barrier or adhesion layer that can be deposited using at least one of atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma vapor deposition (PVD), pulsed nucleation layer (PNL), pulsed deposition layer (PDL), plasma-enhanced ALD and plasma-enhanced CVD. Thecontact liner 73 may be composed of a metal, such as copper, aluminum, tungsten, tantalum, titanium and combinations thereof. The electricallyconductive fill material 74 may be formed using a deposition method, such as CVD or PVD. Examples of PVD methods suitable for forming the electricallyconductive fill material 74 include sputtering, plating, electroplating, electroless plating, and combinations thereof. The electricallyconductive fill material 74 may include, but is not limited to: tungsten, copper, aluminum, silver, gold and alloys thereof. Following deposition, the upper surface of the electrically conductive fill material may be planarized, e.g., planarized by chemical mechanical planarization (CMP), to produce the structure depicted inFIG. 10 , in which the trench portion of thecontact 75 is self-aligned to themetal line 10, and does not open theair gaps 20. - In a second embodiment, a
sacrificial filler 85 is used between a lowerinterconnect conductor lines 10 after a dielectric etch back step and apermeable cap 86 is formed atop the interconnect structure. The next level interconnect is formed withvias 90 connecting to the lower interconnect level, wherein any misaligned portion of the vias is prevented from punching through by thepermeable cap 86 and/or the underlyingsacrificial fill material 85. Thesacrificial fill material 85 is then removed through thepermeable cap layer 86 to form anair gap 20 in the lower interconnect level. In this embodiment, anymisaligned vias 90 in this structure are landed on the permeablehard mask 86, and hence does not punch through into the lower interconnect level orair gaps 20. Further details of this method are now described with reference toFIGS. 11-14 . -
FIG. 11 depicts forming at least oneair gap 20 betweenadjacent metal lines 10 in a plurality ofmetal lines 10. The metal lines 10 depicted inFIG. 11 are similar to themetal lines 10 that are described above with reference toFIG. 1 . Therefore, the description of themetal lines 10, e.g., their composition and method of forming, that has been provided above referencing the structures depicted inFIG. 1 , is suitable for one embodiment of ametal line 10 as depicted inFIG. 11 . For example, themetal lines 10 that are depicted inFIG. 11 may include adiffusion barrier liner 11 a, aseed layer 11 b, and an electrically conductive portion that provide the metal line. The metal lines 10 may be formed using a method that includes forming a plurality of line trenches in a low-k dielectric layer 5, forming aliner material metal lines 10 on theliner material k dielectric material 5 that is depicted inFIG. 11 can be provided by the low-k dielectric layer 5 that is described above with reference toFIG. 1 . The low-k dielectric material 5 may be present atop asubstrate 1. Examples of substrates suitable for the embodiment described with reference toFIGS. 11-14 is also provided in the above description ofFIG. 1 . - The
air gaps 20 may be formed in the low-k dielectric layer 5 between theadjacent metal lines 10 using an etch process, such as a wet chemical etch, or a dry etch, such as reactive ion etch or gas phase etching. -
FIG. 12 depicts forming asacrificial filler material 85 within the at least oneair gap 20, and forming a permeable cap dielectric 86 atop thesacrificial filler material 85. Thesacrificial filler material 85 may be, but need not be, a dielectric. In some embodiments, thesacrificial filler material 85 will cleanly decompose within a time and temperature range, and in an atmosphere, which will not adversely affect the function of other structural components. In some embodiments, an acceptable decomposition temperature would be at or about 350° C.-450° C. Examples of suitable materials to function as a sacrificial layer include: polystyrenes; polymethyl methacrylates; polynorbornenes; and polypropylene glycols. Cross linking of the organics by UV or electron beam exposure has the benefit of rendering those temporary dielectric layers insoluble to organic solvents used during processing. - The
sacrificial filler material 85 may be deposited using chemical vapor deposition (CVD), chemical solution deposition, and/or spin on deposition. The time period for depositing thesacrificial filler material 85 is selected to fill theair gaps 20. A planarization process may be applied to the upper surface of thesacrificial filler material 85 following deposition, such as chemical mechanical planarization, so that an upper surface of thesacrificial filler material 85 is coplanar with an upper surface of the low-k dielectric layer 5 and themetal lines 10, as depicted inFIG. 12 . -
FIG. 12 also depicts forming a permeable cap dielectric 86 atop thesacrificial filler material 85. The term “permeable” denotes that a solid material allows for the decomposingsacrificial filler material 85 to outgas through the permeable solid material. In some embodiments, the permeable cap dielectric 86 that is formed atop thesacrificial filler material 85 comprises crosslinked polyphenylenes, porous SiCOH, SiCOH, methyl silsesquioxane (MSSQ), crosslinked polyphenylenes or combinations. Examples of suitable materials to function as a permeable cap dielectric 86 include: HoSP and HoSP Best, products of Honeywell Electronic Materials; JSR 5140, JSR 2021, products of JSR Micro; SiCOH, polycarbonate or combinations of any of these materials, optionally arranged as a bi-layer. The permeable cap dielectric 86 is deposited using chemical vapor deposition (CVD), spin on deposition, or a combination thereof. -
FIGS. 13 and 14 depict forming acontact metal line 10 of the plurality of metal lines, wherein at least one of the permeable cap dielectric 86 and thesacrificial filler material 85 obstruct the contact from filling said at least oneair gap 20. -
FIG. 13 depicts forming an interleveldielectric layer 87 over the permeable cap dielectric 86, patterning the interleveldielectric layer 87 with an etch that is selective to at least one of the permeable cap dielectric 86 and thesacrificial filler material 85 to form atrench 90; and forming atrench liner material 91. - The interlevel
dielectric layer 87 may be selected from the group consisting of silicon containing materials such as SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLK™, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, α-C:H). Additional choices for the interleveldielectric layer 87 include any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable. - Patterning the interlevel
dielectric layer 87 with an etch that is selective to at least one of the permeable cap dielectric 86 and thesacrificial filler material 85 to form atrench 90 may employ photolithography and etch processes similar to those described above in the embodiments described with reference toFIGS. 1-10 . In some embodiments, patterning of the interlevel dielectric layer etches through said permeable cap dielectric, but does not impact the integrity of thesacrificial filler material 85. -
FIG. 14 depicts filling thetrench 90 with an electrically conductive material to form acontact sacrificial filler material 85. The contact may include atrench liner 91 and an electrically conductive material fill 95. - The
trench liner 91 may be a seed layer, diffusion barrier or adhesion layer that can be deposited using at least one of atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma vapor deposition (PVD), pulsed nucleation layer (PNL), pulsed deposition layer (PDL), plasma-enhanced ALD and plasma-enhanced CVD. Thetrench liner 91 may be composed of a metal, such as copper, aluminum, tungsten, tantalum, titanium and combinations thereof. - The electrically
conductive fill material 95 may be formed using deposition methods, such as CVD or PVD. Examples of PVD methods suitable for forming the electricallyconductive fill material 95 include sputtering, plating, electroplating, electroless plating, and combinations thereof. The electricallyconductive fill material 95 may include, but is not limited to: tungsten, copper, aluminum, silver, gold and alloys thereof. Following deposition, the upper surface of the electrically conductive fill material may be planarized, e.g., planarized by chemical mechanical planarization (CMP). A second interleveldielectric layer 96 may be formed atop the planarized upper surface of the electrically conductive fill material. -
FIG. 14 depicts removing thesacrificial filler material 85 from theair gaps 20. Thesacrificial filler material 85 may be thermally decomposed into a gas, wherein the gas out diffuses from the air gap through thepermeable cap dielectric 86. Thermal decomposition of thesacrificial filler material 85 may include annealing the structure depicted inFIG. 14 in a furnace having controlled, inert or vacuum atmosphere. The increase in temperature is slowly ramped to about 350° C. to 450° C. for a time sufficient to complete removal of thesacrificial filler material 85 and its decomposition by-products. The end point may be monitored using a mass spectrometer. The thermal decomposition method may continue until an entirety of thesacrificial filler material 85 has decomposed, leaving air dielectric, i.e., gaseous air, i.e., no solid material, in its place. The decomposition byproducts are gasified and diffuse through permeable hard permeable cap dielectric 86 and are removed by vacuum. -
FIG. 15 is a top down view depicting an interconnect structure tometal lines 10 separated byair gaps 20 that does not include an exclusion zone. An exclusion zone is an area in which a dielectric material is present between lines, i.e., completely filling the area between adjacent lines, in which the vias are formed to avoid the vias from entering an air gap. As depicted inFIG. 15 , the entirety of the space separating adjacent metal lines are providedair gaps 20.FIG. 15 depicts an electrical device that includes a plurality ofmetal lines 10 in a region of a substrate positioned in an array of metal lines all having parallel lengths.FIG. 15 depicts a plurality ofair gaps 20 between themetal lines 10 in a same level as the metal lines, wherein anair gap 20 is present between each set of adjacent metal lines.FIG. 15 further depicts a plurality ofinterconnects metal lines 10, wherein an exclusion zone for the plurality ofinterconnects metal lines 10. - The cross section depicted by section line A-A illustrates the embodiment described above with reference to
FIGS. 11-14 . In this embodiment, the plurality ofinterconnects 95 in electrical communication with said plurality of metal lines 19 includes interconnects that are present extending over anair gap 20, but does not extend into theair gap 20, as depicted inFIG. 14 . In this embodiment, the bottom surface of theinterconnect air gap 20. In some embodiments, apermeable dielectric cap 86 is adjacent to the bottom surface of theinterconnect air gap 20 provided by the interconnect. The cross section depicted by section line B-B illustrates the embodiment described above with reference toFIGS. 1-10 . In this embodiment, the plurality ofinterconnects metal lines 10. - Having described preferred embodiments of systems, apparatuses and devices including an electrical fuse (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (18)
1. An electrical device comprising:
a plurality of electrically conductive lines on a substrate that are positioned in an array having parallel lengths;
a plurality of air gaps between the plurality of electrically conductive lines and in a same level as the plurality of electrically conductive lines, wherein one air gap of the plurality of air gaps is present between each adjacent pair of the plurality of electrically conductive lines;
a permeable cap dielectric present over the plurality of air gaps; and
a plurality of interconnects in electrical communication with said plurality of electrically conductive lines, wherein an exclusion zone for said plurality of interconnects is not present in said array of electrically conductive lines.
2. The electrical device of claim 1 , wherein the plurality of interconnects do not enter the plurality of air gaps.
3. The electrical device of claim 1 , wherein the permeable cap dielectric is selected from the group consisting of crosslinked polyphenylenes, porous SiCOH, SiCOH, methyl silsesquioxane (MSSQ), crosslinked polyphenylenes and combinations thereof.
4. The electrical device of claim 1 , wherein a pitch separating adjacent ones of the plurality of electrically conductive lines in the plurality of electrically conductive lines ranges from 30 nm to 80 nm.
5. The electrical device of claim 1 , wherein each of the plurality of electrically conductive lines is comprised of a doped semiconductor material.
6. The electrical device of claim 1 , wherein each of the plurality of electrically conductive lines is comprised of a metal.
7. The electrical device of claim 6 , wherein the metal of the plurality of electrically conductive lines is present in trenches in a low-k dielectric material.
8. An electrical device comprising:
a plurality of electrically conductive lines on a substrate that are positioned in an array having parallel lengths;
a plurality of air gaps between the plurality of electrically conductive lines and in a same level as the plurality of electrically conductive lines, wherein one air gap of the plurality of air gaps is present between each adjacent pair of the plurality of electrically conductive lines;
a permeable cap dielectric present over the plurality of air gaps; and
a plurality of interconnects in electrical communication and self-aligned with said plurality of electrically conductive lines, wherein an exclusion zone for said plurality of interconnects is not present in said array of electrically conductive lines.
9. The electrical device of claim 8 , wherein the plurality of interconnects do not enter the plurality of air gaps.
10. The electrical device of claim 8 , wherein a pitch separating adjacent ones of the plurality of electrically conductive lines in the plurality of electrically conductive lines ranges from 30 nm to 80 nm.
11. The electrical device of claim 8 , wherein each of the plurality of electrically conductive lines is comprised of a doped semiconductor material.
12. The electrical device of claim 8 , wherein each of the plurality of electrically conductive lines are comprised of a metal present in trenches in a low-k dielectric material.
13. An electrical device comprising:
a plurality of electrically conductive lines on a substrate that are positioned in an array having parallel lengths;
a plurality of air gaps between the plurality of electrically conductive lines and in a same level as the plurality of electrically conductive lines, wherein one air gap of the plurality of air gaps is present between each adjacent pair of the plurality of electrically conductive lines; and
a plurality of interconnects in electrical communication and misaligned with said plurality of electrically conductive lines, wherein an exclusion zone for said plurality of interconnects is not present in said array of electrically conductive lines.
14. The electrical device of claim 13 , wherein the plurality of interconnects do not enter the plurality of air gaps.
15. The electrical device of claim 13 , further comprising a permeable cap dielectric present over the plurality of air gaps.
16. The electrical device of claim 13 , wherein a pitch separating adjacent ones of the plurality of electrically conductive lines in the plurality of electrically conductive lines ranges from 30 nm to 80 nm.
17. The electrical device of claim 13 , wherein each of the plurality of electrically conductive lines is comprised of a doped semiconductor material.
18. The electrical device of claim 13 , wherein each of the plurality of electrically conductive lines are comprised of a metal present in trenches in a low-k dielectric material.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/343,127 US20240014133A1 (en) | 2016-03-22 | 2023-06-28 | Structure and method for maximizing air gap in back end of the line interconnect through via landing modification |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/076,878 US9837355B2 (en) | 2016-03-22 | 2016-03-22 | Method for maximizing air gap in back end of the line interconnect through via landing modification |
US15/479,983 US10541206B2 (en) | 2016-03-22 | 2017-04-05 | Interconnect structure including air gaps enclosed between conductive lines and a permeable dielectric layer |
US16/576,201 US11735524B2 (en) | 2016-03-22 | 2019-09-19 | Electrical device having conductive lines with air gaps therebetween and interconnects without exclusion zones |
US18/343,127 US20240014133A1 (en) | 2016-03-22 | 2023-06-28 | Structure and method for maximizing air gap in back end of the line interconnect through via landing modification |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/576,201 Division US11735524B2 (en) | 2016-03-22 | 2019-09-19 | Electrical device having conductive lines with air gaps therebetween and interconnects without exclusion zones |
Publications (1)
Publication Number | Publication Date |
---|---|
US20240014133A1 true US20240014133A1 (en) | 2024-01-11 |
Family
ID=59896986
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/076,878 Active US9837355B2 (en) | 2016-03-22 | 2016-03-22 | Method for maximizing air gap in back end of the line interconnect through via landing modification |
US15/479,957 Active US11004790B2 (en) | 2016-03-22 | 2017-04-05 | Method of manufacturing an interconnect without dielectric exclusion zones by thermal decomposition of a sacrificial filler material |
US15/479,983 Expired - Fee Related US10541206B2 (en) | 2016-03-22 | 2017-04-05 | Interconnect structure including air gaps enclosed between conductive lines and a permeable dielectric layer |
US15/650,344 Expired - Fee Related US10361157B2 (en) | 2016-03-22 | 2017-07-14 | Method of manufacturing self-aligned interconnects by deposition of a non-conformal air-gap forming layer having an undulated upper surface |
US16/576,201 Active 2037-02-24 US11735524B2 (en) | 2016-03-22 | 2019-09-19 | Electrical device having conductive lines with air gaps therebetween and interconnects without exclusion zones |
US18/343,127 Pending US20240014133A1 (en) | 2016-03-22 | 2023-06-28 | Structure and method for maximizing air gap in back end of the line interconnect through via landing modification |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/076,878 Active US9837355B2 (en) | 2016-03-22 | 2016-03-22 | Method for maximizing air gap in back end of the line interconnect through via landing modification |
US15/479,957 Active US11004790B2 (en) | 2016-03-22 | 2017-04-05 | Method of manufacturing an interconnect without dielectric exclusion zones by thermal decomposition of a sacrificial filler material |
US15/479,983 Expired - Fee Related US10541206B2 (en) | 2016-03-22 | 2017-04-05 | Interconnect structure including air gaps enclosed between conductive lines and a permeable dielectric layer |
US15/650,344 Expired - Fee Related US10361157B2 (en) | 2016-03-22 | 2017-07-14 | Method of manufacturing self-aligned interconnects by deposition of a non-conformal air-gap forming layer having an undulated upper surface |
US16/576,201 Active 2037-02-24 US11735524B2 (en) | 2016-03-22 | 2019-09-19 | Electrical device having conductive lines with air gaps therebetween and interconnects without exclusion zones |
Country Status (1)
Country | Link |
---|---|
US (6) | US9837355B2 (en) |
Families Citing this family (212)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
CN104126220B (en) * | 2011-12-20 | 2017-06-20 | 英特尔公司 | Conformal cryogenic seal dielectric diffusion barrier |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US20160376700A1 (en) | 2013-02-01 | 2016-12-29 | Asm Ip Holding B.V. | System for treatment of deposition reactor |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10504915B2 (en) * | 2016-03-03 | 2019-12-10 | Toshiba Memory Corporation | Integrated circuit device having an air gap between interconnects and method for manufacturing the same |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
WO2019103613A1 (en) | 2017-11-27 | 2019-05-31 | Asm Ip Holding B.V. | A storage device for storing wafer cassettes for use with a batch furnace |
KR102633318B1 (en) | 2017-11-27 | 2024-02-05 | 에이에스엠 아이피 홀딩 비.브이. | Devices with clean compact zones |
CN107895711B (en) * | 2017-12-07 | 2023-09-22 | 长鑫存储技术有限公司 | Interconnection structure of semiconductor device and method for manufacturing the same |
KR102503941B1 (en) * | 2017-12-07 | 2023-02-24 | 삼성전자주식회사 | Semiconductor device |
US20190206718A1 (en) * | 2018-01-02 | 2019-07-04 | Globalfoundries Inc. | Back-end-of-line structures with air gaps |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
US11482412B2 (en) | 2018-01-19 | 2022-10-25 | Asm Ip Holding B.V. | Method for depositing a gap-fill layer by plasma-assisted deposition |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
EP3737779A1 (en) | 2018-02-14 | 2020-11-18 | ASM IP Holding B.V. | A method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
TWI811348B (en) | 2018-05-08 | 2023-08-11 | 荷蘭商Asm 智慧財產控股公司 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11270899B2 (en) | 2018-06-04 | 2022-03-08 | Asm Ip Holding B.V. | Wafer handling chamber with moisture reduction |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
US11492703B2 (en) | 2018-06-27 | 2022-11-08 | Asm Ip Holding B.V. | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
KR20210027265A (en) | 2018-06-27 | 2021-03-10 | 에이에스엠 아이피 홀딩 비.브이. | Periodic deposition method for forming metal-containing material and film and structure comprising metal-containing material |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
CN110875240A (en) * | 2018-09-04 | 2020-03-10 | 长鑫存储技术有限公司 | Semiconductor structure forming method and semiconductor structure |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TW202405220A (en) | 2019-01-17 | 2024-02-01 | 荷蘭商Asm Ip 私人控股有限公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
US10651122B1 (en) * | 2019-02-18 | 2020-05-12 | Qualcomm Incorporated | Integrated circuit (IC) interconnect structure having a metal layer with asymmetric metal line-dielectric structures supporting self-aligned vertical interconnect accesses (VIAS) |
KR20200102357A (en) | 2019-02-20 | 2020-08-31 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for plug fill deposition in 3-d nand applications |
TW202044325A (en) | 2019-02-20 | 2020-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus |
CN111593319B (en) | 2019-02-20 | 2023-05-30 | Asm Ip私人控股有限公司 | Cyclical deposition method and apparatus for filling recesses formed in a substrate surface |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
JP2020133004A (en) | 2019-02-22 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Base material processing apparatus and method for processing base material |
CN109904114B (en) * | 2019-02-26 | 2021-03-19 | 深圳市星汉激光科技股份有限公司 | Laser processing method of through hole |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
KR20200108248A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME |
US10763160B1 (en) | 2019-03-22 | 2020-09-01 | International Business Machines Corporation | Semiconductor device with selective insulator for improved capacitance |
KR20200116033A (en) | 2019-03-28 | 2020-10-08 | 에이에스엠 아이피 홀딩 비.브이. | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
US11447864B2 (en) | 2019-04-19 | 2022-09-20 | Asm Ip Holding B.V. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
JP2020188254A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP7499079B2 (en) | 2019-07-09 | 2024-06-13 | エーエスエム・アイピー・ホールディング・ベー・フェー | Plasma device using coaxial waveguide and substrate processing method |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
CN112242296A (en) | 2019-07-19 | 2021-01-19 | Asm Ip私人控股有限公司 | Method of forming topologically controlled amorphous carbon polymer films |
TW202113936A (en) | 2019-07-29 | 2021-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
CN112323048B (en) | 2019-08-05 | 2024-02-09 | Asm Ip私人控股有限公司 | Liquid level sensor for chemical source container |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11600519B2 (en) * | 2019-09-16 | 2023-03-07 | International Business Machines Corporation | Skip-via proximity interconnect |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
CN112635282A (en) | 2019-10-08 | 2021-04-09 | Asm Ip私人控股有限公司 | Substrate processing apparatus having connection plate and substrate processing method |
KR20210042810A (en) | 2019-10-08 | 2021-04-20 | 에이에스엠 아이피 홀딩 비.브이. | Reactor system including a gas distribution assembly for use with activated species and method of using same |
KR20210043460A (en) | 2019-10-10 | 2021-04-21 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming a photoresist underlayer and structure including same |
US12009241B2 (en) | 2019-10-14 | 2024-06-11 | Asm Ip Holding B.V. | Vertical batch furnace assembly with detector to detect cassette |
TWI834919B (en) | 2019-10-16 | 2024-03-11 | 荷蘭商Asm Ip私人控股有限公司 | Method of topology-selective film formation of silicon oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
KR20210050453A (en) | 2019-10-25 | 2021-05-07 | 에이에스엠 아이피 홀딩 비.브이. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210049604A (en) | 2019-10-25 | 2021-05-06 | 삼성전자주식회사 | Integrated circuit device and method of manufacturing the same |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
KR20210065848A (en) | 2019-11-26 | 2021-06-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
TW202125596A (en) | 2019-12-17 | 2021-07-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming vanadium nitride layer and structure including the vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
TW202140135A (en) | 2020-01-06 | 2021-11-01 | 荷蘭商Asm Ip私人控股有限公司 | Gas supply assembly and valve plate assembly |
US11993847B2 (en) | 2020-01-08 | 2024-05-28 | Asm Ip Holding B.V. | Injector |
US11551912B2 (en) | 2020-01-20 | 2023-01-10 | Asm Ip Holding B.V. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
TW202146882A (en) | 2020-02-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (en) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for growing phosphorous-doped silicon layer and system of the same |
TW202203344A (en) | 2020-02-28 | 2022-01-16 | 荷蘭商Asm Ip控股公司 | System dedicated for parts cleaning |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
CN113394086A (en) | 2020-03-12 | 2021-09-14 | Asm Ip私人控股有限公司 | Method for producing a layer structure having a target topological profile |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11621188B2 (en) * | 2020-04-13 | 2023-04-04 | Nanya Technology Corporation | Method for fabricating a semiconductor device with air gaps |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
US11996289B2 (en) | 2020-04-16 | 2024-05-28 | Asm Ip Holding B.V. | Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
US11898243B2 (en) | 2020-04-24 | 2024-02-13 | Asm Ip Holding B.V. | Method of forming vanadium nitride-containing layer |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
KR20210134226A (en) | 2020-04-29 | 2021-11-09 | 에이에스엠 아이피 홀딩 비.브이. | Solid source precursor vessel |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
TW202147383A (en) | 2020-05-19 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202200837A (en) | 2020-05-22 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Reaction system for forming thin film on substrate |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
US11302641B2 (en) | 2020-06-11 | 2022-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned cavity strucutre |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
US11545546B2 (en) * | 2020-06-30 | 2023-01-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
TW202202649A (en) | 2020-07-08 | 2022-01-16 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
US11482447B2 (en) * | 2020-07-08 | 2022-10-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming an integrated chip having a cavity between metal features |
TW202219628A (en) | 2020-07-17 | 2022-05-16 | 荷蘭商Asm Ip私人控股有限公司 | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
TW202212623A (en) | 2020-08-26 | 2022-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming metal silicon oxide layer and metal silicon oxynitride layer, semiconductor structure, and system |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
US12009224B2 (en) | 2020-09-29 | 2024-06-11 | Asm Ip Holding B.V. | Apparatus and method for etching metal nitrides |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
KR20220053482A (en) | 2020-10-22 | 2022-04-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
KR20220076343A (en) | 2020-11-30 | 2022-06-08 | 에이에스엠 아이피 홀딩 비.브이. | an injector configured for arrangement within a reaction chamber of a substrate processing apparatus |
CN114639631A (en) | 2020-12-16 | 2022-06-17 | Asm Ip私人控股有限公司 | Fixing device for measuring jumping and swinging |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
US11652054B2 (en) | 2021-04-21 | 2023-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric on wire structure to increase processing window for overlying via |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD1023959S1 (en) | 2021-05-11 | 2024-04-23 | Asm Ip Holding B.V. | Electrode for substrate processing apparatus |
US11842966B2 (en) | 2021-06-23 | 2023-12-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated chip with inter-wire cavities |
CN113675145B (en) * | 2021-07-07 | 2023-09-05 | 长鑫存储技术有限公司 | Semiconductor device and method of forming the same |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
US20230099965A1 (en) * | 2021-09-29 | 2023-03-30 | International Business Machines Corporation | Airgap isolation for back-end-of-the-line semiconductor interconnect structure with top via |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6281585B1 (en) | 1997-06-30 | 2001-08-28 | Philips Electronics North America Corporation | Air gap dielectric in self-aligned via structures |
US6492732B2 (en) * | 1997-07-28 | 2002-12-10 | United Microelectronics Corp. | Interconnect structure with air gap compatible with unlanded vias |
TW367578B (en) * | 1998-04-18 | 1999-08-21 | United Microelectronics Corp | Manufacturing method for unlanded via |
US6117742A (en) * | 1998-05-15 | 2000-09-12 | Advanced Micro Devices, Inc. | Method for making a high performance transistor |
US6387797B1 (en) * | 1999-01-20 | 2002-05-14 | Philips Electronics No. America Corp. | Method for reducing the capacitance between interconnects by forming voids in dielectric material |
US6077767A (en) * | 1999-09-03 | 2000-06-20 | United Semiconductor Corp. | Modified implementation of air-gap low-K dielectric for unlanded via |
US6888247B2 (en) * | 1999-09-03 | 2005-05-03 | United Microelectronics Corp. | Interconnect structure with an enlarged air gaps disposed between conductive structures or surrounding a conductive structure within the same |
US6265321B1 (en) | 2000-04-17 | 2001-07-24 | Chartered Semiconductor Manufacturing Ltd. | Air bridge process for forming air gaps |
US6555467B2 (en) | 2001-09-28 | 2003-04-29 | Sharp Laboratories Of America, Inc. | Method of making air gaps copper interconnect |
US6780753B2 (en) | 2002-05-31 | 2004-08-24 | Applied Materials Inc. | Airgap for semiconductor devices |
US7294934B2 (en) | 2002-11-21 | 2007-11-13 | Intel Corporation | Low-K dielectric structure and method |
US7084479B2 (en) * | 2003-12-08 | 2006-08-01 | International Business Machines Corporation | Line level air gaps |
JP4106048B2 (en) * | 2004-10-25 | 2008-06-25 | 松下電器産業株式会社 | Semiconductor device manufacturing method and semiconductor device |
KR100706800B1 (en) * | 2006-01-02 | 2007-04-12 | 삼성전자주식회사 | Method of fabricating metal wiring of semiconductor device |
US8470685B2 (en) | 2006-01-18 | 2013-06-25 | Stmicroelectronics (Crolles 2) Sas | Integration of self-aligned trenches in-between metal lines |
US20070218677A1 (en) * | 2006-03-15 | 2007-09-20 | Manfred Engelhardt | Method of Forming Self-Aligned Air-Gaps Using Self-Aligned Capping Layer over Interconnect Lines |
US7772702B2 (en) * | 2006-09-21 | 2010-08-10 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US7871922B2 (en) | 2007-04-10 | 2011-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming interconnect structures that include forming air gaps between conductive structures |
US20090001594A1 (en) | 2007-06-29 | 2009-01-01 | Hui Jae Yoo | Airgap interconnect system |
US20090093100A1 (en) * | 2007-10-09 | 2009-04-09 | Li-Qun Xia | Method for forming an air gap in multilevel interconnect structure |
US7879683B2 (en) * | 2007-10-09 | 2011-02-01 | Applied Materials, Inc. | Methods and apparatus of creating airgap in dielectric layers for the reduction of RC delay |
US7868455B2 (en) * | 2007-11-01 | 2011-01-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Solving via-misalignment issues in interconnect structures having air-gaps |
JP2009194286A (en) * | 2008-02-18 | 2009-08-27 | Panasonic Corp | Semiconductor device and method of manufacturing the same |
US8456009B2 (en) | 2010-02-18 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having an air-gap region and a method of manufacturing the same |
CN104126220B (en) * | 2011-12-20 | 2017-06-20 | 英特尔公司 | Conformal cryogenic seal dielectric diffusion barrier |
JP5898991B2 (en) | 2012-02-10 | 2016-04-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US8772938B2 (en) | 2012-12-04 | 2014-07-08 | Intel Corporation | Semiconductor interconnect structures |
KR102154112B1 (en) * | 2013-08-01 | 2020-09-09 | 삼성전자주식회사 | a semiconductor device including metal interconnections and method for fabricating the same |
KR102146705B1 (en) * | 2013-12-23 | 2020-08-21 | 삼성전자주식회사 | Wiring structure in a semiconductor device and method for forming the same |
US9396989B2 (en) | 2014-01-27 | 2016-07-19 | Applied Materials, Inc. | Air gaps between copper lines |
US9406589B2 (en) | 2014-03-14 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via corner engineering in trench-first dual damascene process |
KR102247918B1 (en) | 2014-04-07 | 2021-05-06 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
KR102190654B1 (en) * | 2014-04-07 | 2020-12-15 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
US9159606B1 (en) | 2014-07-31 | 2015-10-13 | Applied Materials, Inc. | Metal air gap |
US9991200B2 (en) * | 2014-09-25 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air gap structure and method |
KR102327974B1 (en) * | 2014-12-22 | 2021-11-17 | 인텔 코포레이션 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
CN107112277B (en) * | 2014-12-24 | 2021-03-12 | 英特尔公司 | Structure and method for self-aligning via holes with top and bottom of dense-pitch metal interconnection layer |
KR102403741B1 (en) | 2015-06-16 | 2022-05-30 | 삼성전자주식회사 | Semiconductor devices |
US9349687B1 (en) * | 2015-12-19 | 2016-05-24 | International Business Machines Corporation | Advanced manganese/manganese nitride cap/etch mask for air gap formation scheme in nanocopper low-K interconnect |
CN112838070B (en) * | 2016-01-05 | 2023-09-26 | 联华电子股份有限公司 | Interconnect structure, interconnect layout structure and method for fabricating the same |
US9553019B1 (en) | 2016-04-15 | 2017-01-24 | International Business Machines Corporation | Airgap protection layer for via alignment |
-
2016
- 2016-03-22 US US15/076,878 patent/US9837355B2/en active Active
-
2017
- 2017-04-05 US US15/479,957 patent/US11004790B2/en active Active
- 2017-04-05 US US15/479,983 patent/US10541206B2/en not_active Expired - Fee Related
- 2017-07-14 US US15/650,344 patent/US10361157B2/en not_active Expired - Fee Related
-
2019
- 2019-09-19 US US16/576,201 patent/US11735524B2/en active Active
-
2023
- 2023-06-28 US US18/343,127 patent/US20240014133A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20170278740A1 (en) | 2017-09-28 |
US11735524B2 (en) | 2023-08-22 |
US10541206B2 (en) | 2020-01-21 |
US20170278788A1 (en) | 2017-09-28 |
US20200013718A1 (en) | 2020-01-09 |
US20170278796A1 (en) | 2017-09-28 |
US9837355B2 (en) | 2017-12-05 |
US11004790B2 (en) | 2021-05-11 |
US20170317025A1 (en) | 2017-11-02 |
US10361157B2 (en) | 2019-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11735524B2 (en) | Electrical device having conductive lines with air gaps therebetween and interconnects without exclusion zones | |
US20220173042A1 (en) | Interconnect Structure with Vias Extending Through Multiple Dielectric Layers | |
CN108615702B (en) | Semiconductor device with interconnection structure and manufacturing method thereof | |
EP1639635B1 (en) | Methods for forming interconnect structures in integrated circuit devices | |
US10818545B2 (en) | Contact via structure including a barrier metal disc for low resistance contact and methods of making the same | |
US10395977B2 (en) | Self aligned via and pillar cut for at least a self aligned double pitch | |
US7682963B2 (en) | Air gap for interconnect application | |
US20170092536A1 (en) | Method of Forming Metal Interconnection | |
US9576894B2 (en) | Integrated circuits including organic interlayer dielectric layers and methods for fabricating the same | |
WO2015026390A1 (en) | Self-aligned interconnects formed using subtractive techniques | |
JP7348441B2 (en) | Subtractive interconnect formation using fully self-aligned method | |
US11735468B2 (en) | Interconnect structures including self aligned vias | |
US20180334383A1 (en) | Nano-electromechanical system (nems) device structure and method for forming the same | |
US6524944B1 (en) | Low k ILD process by removable ILD | |
US10074731B2 (en) | Method for forming semiconductor device structure | |
KR20060113294A (en) | Method for forming a metal line in semiconductor device | |
US20230377956A1 (en) | Method of forming an interconect structure of a semiconductor device | |
US20220367204A1 (en) | Semiconductor device and method | |
KR20230085819A (en) | Film deposition for patterning process | |
CN112750761A (en) | Semiconductor device and method for manufacturing the same | |
KR20100076324A (en) | Method of forming contact plugs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BRIGGS, BENJAMIN D.;CLEVENGER, LAWRENCE A.;PENNY, CHRISTOPHER J.;AND OTHERS;REEL/FRAME:064096/0869 Effective date: 20160321 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |