US20230361056A1 - Semiconductor device and method of making the same and seal ring structure - Google Patents

Semiconductor device and method of making the same and seal ring structure Download PDF

Info

Publication number
US20230361056A1
US20230361056A1 US18/342,560 US202318342560A US2023361056A1 US 20230361056 A1 US20230361056 A1 US 20230361056A1 US 202318342560 A US202318342560 A US 202318342560A US 2023361056 A1 US2023361056 A1 US 2023361056A1
Authority
US
United States
Prior art keywords
electrode
diode assembly
electrically connected
semiconductor element
ehemt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US18/342,560
Other languages
English (en)
Inventor
Kechuang Lin
Ning Xu
Cheng Liu
Nien-Tze Yeh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hunan Sanan Semiconductor Co Ltd
Original Assignee
Hunan Sanan Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hunan Sanan Semiconductor Co Ltd filed Critical Hunan Sanan Semiconductor Co Ltd
Publication of US20230361056A1 publication Critical patent/US20230361056A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66431—Unipolar field-effect transistors with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066—Gate region of field-effect devices with PN junction gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/8605—Resistors with PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes

Definitions

  • the disclosure relates to a semiconductor device, a seal ring structure and a method of making the semiconductor device.
  • Electro-static discharge is a sudden and momentary flow of electric current and may occur between an integrated circuit (IC) chip and an external object. Because a large electric charge may be discharging over a very short period, energy generated by the ESD may be too much for the IC chip to handle which may temporarily or permanently damage the circuitry of the IC. Therefore, in order to prevent damage to the IC chip, ESD protection becomes an important design consideration that may impact product reliability and yield.
  • IC chips are designed with an independent anti-ESD component or structure so that the IC is protected from ESD.
  • the independent anti-ESD component or structure will take up space on the IC chip and cause the IC chip to be larger which is unsuitable for miniaturization of the IC chip.
  • die seal ring structures are disposed between the dicing channels and the chips and surround the chips so as to protect the chips during dicing.
  • the die seal ring structures are an important component of semiconductor fabrication.
  • conventional die seal ring structures only have the function of offering physical protection, and does not have the function of ESD protection. The ESD protection is handled by a separate and independent ESD component/structure which takes up space in the chip.
  • an object of the disclosure is to provide a semiconductor device and a method for making the semiconductor device as well as a seal ring structure that can alleviate at least one of the drawbacks of the prior art.
  • the semiconductor device includes a substrate, and a semiconductor structure located on the substrate and including a device portion and a seal ring portion.
  • the device portion includes a semiconductor element that includes a first electrode, and a second electrode.
  • the seal ring portion surrounds the device portion and includes a conducting element.
  • the conducting element includes an enhanced-High-Electron-Mobility-Transistor (eHEMT) that includes a first gate electrode electrically connected to the first electrode, a first source electrode electrically connected to the second electrode, and a first drain electrode electrically connected to the first electrode.
  • eHEMT enhanced-High-Electron-Mobility-Transistor
  • the method for making a semiconductor device includes: providing a substrate; forming an epitaxial unit on a surface of the substrate that includes a device area, and a seal ring area surrounding the device area; forming a semiconductor element in the device area that includes a first electrode, and a second electrode; forming an enhanced-High-Electron-Mobility-Transistor (eHEMT) in the seal ring area that includes a first gate electrode, a first source electrode, and a first drain electrode, the first gate and first drain electrode being electrically connected to the first electrode of the semiconductor element, and the first source electrode being electrically connected to the second electrode of the semiconductor element.
  • eHEMT enhanced-High-Electron-Mobility-Transistor
  • the seal ring structure is adapted to surround a device portion that includes a semiconductor element including a first electrode and a second electrode.
  • the seal ring structure includes a substrate, and a semiconductor structure.
  • the semiconductor structure is located on the substrate, and includes a seal ring portion adapted for surrounding the device portion.
  • the seal ring portion includes a conducting element formed in the seal ring portion
  • the conducting element includes an enhanced-High-Electron-Mobility-Transistor (eHEMT) that includes a first gate electrode, a first source electrode, and a first drain electrode.
  • the first gate electrode is adapted for electrical connection to the first electrode of the semiconductor element.
  • the first source electrode is adapted for electrical connection to the second electrode of the semiconductor element.
  • the first drain electrode is adapted for electrical connection to the first electrode of the semiconductor element.
  • FIG. 1 is a schematic top view illustrating an embodiment of a semiconductor device according to the present disclosure.
  • FIG. 2 is a circuit diagram illustrating an equivalent circuit of the embodiment.
  • FIG. 3 is a circuit diagram showing another equivalent circuit of the embodiment.
  • FIG. 4 is a circuit diagram showing yet another equivalent circuit of the embodiment.
  • FIG. 5 is yet another a circuit diagram showing another equivalent circuit of the embodiment.
  • FIG. 6 is a schematic cross-sectional view illustrating a single cell of an enhanced-High-Electron-Mobility-Transistor (eHEMT) of the embodiment.
  • eHEMT enhanced-High-Electron-Mobility-Transistor
  • FIG. 7 is a schematic cross-sectional view illustrating a diode of the embodiment.
  • FIG. 8 is a schematic cross-sectional view illustrating a resistor of the embodiment.
  • FIG. 9 is a block diagram illustrating an embodiment of a method of making a semiconductor device according to the present disclosure.
  • FIG. 10 is a block diagram illustrating another method of making a semiconductor device.
  • FIG. 11 is a block diagram illustrating yet another method of making a semiconductor device.
  • the intended message is not that the component must be absolutely level or upright, and the component may be at a slight angle.
  • a “horizontal” component only means that the component's direction is more horizontal rather than “vertical.”
  • a “horizontal” structure does not mean that the structure must be completely horizontal, but may be slightly inclined.
  • connection may be a fixed connection, but it may also be a detachable connection or an integral connection; it may be a mechanical connection or an electrical connection; it may be a direct connection or an indirect connection achieved through an intermediary, or it may refer to the internal communication of two components.
  • connection may be a fixed connection, but it may also be a detachable connection or an integral connection; it may be a mechanical connection or an electrical connection; it may be a direct connection or an indirect connection achieved through an intermediary, or it may refer to the internal communication of two components.
  • an embodiment of a semiconductor device 1 includes a substrate 51 , and a semiconductor structure.
  • the semiconductor structure is located on the substrate 51 , and includes a device portion 40 and a seal ring portion 50 .
  • the device portion 40 is formed with a semiconductor element 412 including a first electrode 41 and a second electrode 42 .
  • the seal ring portion 50 surrounds a periphery of the device portion 40 and is formed with a conducting element including an enhanced-High-Electron-Mobility-Transistor (eHEMT) 10 .
  • eHEMT enhanced-High-Electron-Mobility-Transistor
  • the eHEMT 10 includes a first gate electrode 12 electrically connected to the first electrode 41 of the semiconductor element 412 , a first source electrode 11 electrically connected to the second electrode 42 of the semiconductor element 412 , and a first drain electrode 13 electrically connected to the first electrode 41 of the semiconductor element 412 .
  • the eHEMT 10 has multiple cells, and a single cell of the eHEMT 10 is shown in FIG. 6 .
  • the first source electrode 11 includes a first pad portion 111 , and a first electrode portion 112 .
  • the first gate electrode 12 includes a second pad portion 121 , and a second electrode portion 122 .
  • the first drain electrode 13 includes a third pad portion 131 , and a third electrode portion 132 .
  • FIG. 1 respectively shows the first pad portion 111 , the second pad portion 121 , and the third pad portion 131 of the first source electrode 11 , the first gate electrode 12 , and the first drain electrode 13 from a schematic top view, and FIG.
  • the semiconductor structure may include an epitaxial unit 56 that includes a buffer layer 52 , a channel layer 53 , a barrier layer 54 , and a P-type nitride layer 55 that are sequentially stacked on the substrate 51 (see FIG. 6 ).
  • the eHEMT 10 surrounds the periphery of the device portion 40 , and the first gate electrode 12 , the first source electrode 11 , and the first drain electrode 13 are disposed on the epitaxial unit 56 . In some embodiments, the eHEMT 10 forms an enclosed ring around the device portion 40 which seals and protects the device portion 40 on all sides, and provides superior physical and electrostatic discharge (ESD) protection for the device portion 40 .
  • ESD electrostatic discharge
  • the first gate electrode 12 and the first drain electrode 13 of the eHEMT 10 are both electrically connected to the first electrode 41 of the semiconductor element 412 , and the first source electrode 11 is electrically connected to the second electrode 42 of the semiconductor element 412 , positive electric charge from the first electrode 41 of the semiconductor element 412 will accumulate at a point (A) until a threshold voltage of the eHEMT 10 is surpassed, and a conducting path is created for the accumulated positive charge to discharge from the point (A).
  • the threshold voltage in this case may range from 1V to 2V. This helps to discharge excess charge from the first electrode 41 of the semiconductor element 412 , and improve ESD protection of the semiconductor device 1 .
  • the negative charge at the point (A) may be discharged via a reverse conduction path, and electro-static buildup in the semiconductor device 1 may be discharged.
  • the first gate electrode 12 of the eHEMT 10 and the first electrode 41 of the semiconductor element 412 are electrically connected via a metal connection
  • the first source electrode 11 and the second electrode 42 are electrically connected via a metal connection
  • the first drain electrode 13 and the first electrode 41 are electrically connected via a metal connection.
  • the seal ring portion 50 formed with the conducting element that includes the eHEMT 10 not only physically protects the device portion 40 , but also provides ESD protection to the device portion 40 , and allows the semiconductor device 1 to dispense with installing a separate anti-ESD structure which saves space.
  • the conducting element (Y) further includes a plurality of diodes 23 that form a diode assembly 20 electrically connected to the first electrode 41 of the semiconductor element 412 and the gate electrode 12 of the eHEMT 10 .
  • the diode assembly 20 includes a diode assembly anode 201 and a diode assembly cathode 202 .
  • the diode assembly anode 201 is electrically connected to the first electrode 41 of the semiconductor element 412
  • the diode assembly cathode 202 is electrically connected to the first gate electrode 12 of the eHEMT 10 .
  • the diode assembly 20 includes 3 to 7 diodes 23 connected in series.
  • the diode assembly 20 may include 5 diodes 23 connected in series, or, the diode assembly 20 may include 6 diodes 23 connected in series.
  • the diode assembly anode 201 is electrically connected to the first electrode 41 of the semiconductor element 412
  • the diode assembly cathode 202 is electrically connected to the first gate electrode 12 of the eHEMT 10 .
  • the first drain electrode 13 of the eHEMT 10 is connected to the first electrode 41 of the semiconductor element 412
  • the first source electrode 11 of the eHEMT 10 is connected to the second electrode 42 of the semiconductor element 412 .
  • the diode assembly 20 opens, and the positive electric charge flows through the diode assembly 20 to the ground so that the charge is dissipated. Additionally, when the charge flows through the diode assembly 20 , a positive potential is generated at a point (B) which causes a conduction path to open in the eHEMT 10 upon the positive potential surpassing a threshold voltage, for example, a threshold voltage of 1V to 2V, and the positive charge accumulated at the point (A) will be conducted away and electro-static buildup will be dissipated.
  • a threshold voltage for example, a threshold voltage of 1V to 2V
  • the diode assembly anode 201 is electrically connected to the first electrode 41 via a metal connection, and the diode assembly cathode 202 is connected to the second electrode 42 via a metal connection. In some embodiments, the diode assembly anode 201 is formed via a metal connection between the first gate electrode 12 and the first source electrode 11 of an eHEMT.
  • the seal ring portion 50 may physically protect the device portion 40 , and provide ESD protection for the device portion 40 , and thereby allow the semiconductor device 1 according the present disclosure to forgo having a separate anti-ESD structure and save space.
  • the conducting element further includes a resistor 30 .
  • the resistor 30 is electrically connected between the diode assembly cathode 202 and the second electrode 42 of the semiconductor element 412 .
  • the resistor 30 includes a first metal end 31 connected to the diode assembly cathode 202 , and a second metal end 32 connected to the second electrode 42 .
  • the diode assembly 20 and the resistor 30 are disposed along the periphery of the device portion 40 . This decreases the effects of dicing on the device portion 40 .
  • each of the diode assembly 20 and the resistor 30 are disposed between the eHEMT 10 and the semiconductor element 412 .
  • each of the diodes 23 of the diode assembly 20 are positioned to be a first distance away from a peripheral edge of the device portion 40 .
  • the first distances between the diodes 23 of the diode assembly 20 and the peripheral edge of the device portion 40 are equal. In certain embodiments, the first distances may be 10 ⁇ m.
  • the resistor 30 is a second distance away from the peripheral edge of the device portion 40 , and the second distance is equal to the first distance. In certain embodiments, the first and second distances may be 10 ⁇ m.
  • the diodes 23 of the diode assembly 20 and the resistor 30 may be sequentially connected in series along the periphery of the device portion 40 , and the first distance between each of the diodes 23 of the diode assembly 20 and a peripheral edge of the device portion 40 is equal to the second distance between the resistor 30 and the peripheral edge of the device portion 40 . More specifically, as shown in FIG. 1 , the resistor 30 and the diodes 23 are arranged around the periphery of the device portion 40 , and protect the device portion 40 from all sides. Moreover, the resistor 30 and the diodes 23 may be evenly distributed around the periphery of the device portion 40 and partially enclose the device portion 40 .
  • the placement of the diodes 23 and the resistor 30 as described above is not a limitation of the disclosure.
  • the diodes 23 and the resistor 30 may be evenly distributed around the periphery of the device portion 40 , or randomly distributed around the outer periphery of the device portion 40 as necessity dictates.
  • the device portion 40 may be shielded from harmful effects when the semiconductor device 1 is diced.
  • the seal ring portion 50 may be spaced apart from the device portion 40 by a minimum distance. More specifically, there is a minimum edge-to-edge distance (D) between an inner peripheral edge of the seal ring portion 50 and the peripheral edge of the device portion 40 . In some embodiments, the edge-to-edge distance (D) may be 10 ⁇ m.
  • the diode assembly 20 is grouped into a first sub-assembly 21 located on a first side of the device portion 40 , and a second sub-assembly 22 located on a second side of the device portion 40 . Furthermore, the first side of the device portion 40 is adjacent to the second side of the device portion 40 .
  • the first sub-assembly 21 and the second sub-assembly 22 are electrically connected in series, and the first sub-assembly 21 includes the diode assembly anode 201 that is electrically connected to the first electrode 41 , and the second sub-assembly 22 includes the diode assembly cathode 202 that is connected to the first metal end 31 of the resistor 30 .
  • the first sub-assembly 21 includes at least one diode 23
  • the second sub-assembly 22 includes at least one diode 23 .
  • the device portion 40 is non-rectangular. In this case, the first side is still adjacent to the second side, and there are no additional limitations.
  • the first sub-assembly 21 and the resistor 30 are located on opposite sides of the device portion 40 .
  • the device portion 40 is substantially rectangular and the first side is one of the length sides and the second side is one of the adjacent width sides. In some other embodiments, the first side may be one of the width sides and the second side may be one of the adjacent length sides.
  • the device portion 40 is substantially rectangular
  • the first sub-assembly 21 is located on a width side of the device portion 40 and is referred to as a longitudinal diode assembly
  • the second sub-assembly 22 is located on one of the adjacent length sides of the device portion 40 and is referred to as a transverse diode assembly
  • the longitudinal diode assembly and the transverse diode assembly are located on two adjacent sides of the device portion 40 and are electrically connected in series.
  • the longitudinal diode assembly has the diode assembly anode 201 which is electrically connected to the first electrode 41 via a metal connection, and the transverse diode assembly has the diode assembly cathode 202 which is connected to the first metal end 31 of the resistor 30 .
  • the longitudinal diode assembly is shown as the diodes 23 connected in series on the left side of the device portion 40
  • the transverse diode assembly is shown as the diodes 23 connected in series above the device portion 40 .
  • the resistor 30 and the longitudinal diode assembly are located on two opposite sides of the device portion 40 , the longitudinal diode assembly includes at least one diode 23 , and the transverse diode assembly includes at least one diode 23 .
  • the longitudinal diode assembly, the transverse diode assembly, and the resistor 30 may be respectively distributed on three different sides of the device portion 40 , and provide more protection to the device portion 40 .
  • the longitudinal diode assembly includes two serially connected diodes 23
  • the transverse diode assembly includes four serially connected diodes 23 .
  • the longitudinal diode assembly is located on the width side of the device portion 40
  • the transverse diode assembly is located on the length side of the device portion 40 .
  • the diodes 23 are relatively evenly distributed which provides more protection to the semiconductor element 412 .
  • the longitudinal diode assembly and the transverse diode assembly both include 3 serially connected diodes.
  • adjacent sides of the device portion 40 are equal in length.
  • the device portion 40 may be square. However, this is not a limitation of the disclosure.
  • the diode assembly anode 201 is electrically connected to the first electrode 41 of the semiconductor element 412
  • the diode assembly cathode 202 is connected to the first metal end 31 of the resistor 30
  • the second metal end 32 of the resistor 30 is connected to the second electrode 42 of the semiconductor element 412 .
  • the first gate electrode 12 of the eHEMT 10 is electrically connected to the diode assembly cathode 202
  • the first drain electrode 13 of the eHEMT 10 is electrically connected to the first electrode 41
  • the first source electrode 11 of the eHEMT 10 is electrically connected to the second electrode 42 of the semiconductor element 412 .
  • the first metal end 31 is electrically connected to the diode assembly cathode 202 via a metal connection
  • the second metal end 32 is electrically connected to the second electrode 42 via a metal connection
  • the seal ring portion 50 may provide not only physical protection to the device portion 40 , but also provide ESD protection, and thereby save space on the semiconductor device 1 by not requiring the addition of a separate anti-ESD structure.
  • the seal ring portion 50 When positive electric charge is accumulated at the first electrode 41 and a positive potential relative to the second electrode 42 is created, the seal ring portion 50 will conduct the accumulated charge away via the operating of the diode assembly 20 and the eHEMT 10 to discharge the built-up charge. Additionally, when negative electric charge is accumulated at the first electrode 41 and a negative potential relative to the second electrode 42 is created, the seal ring portion 50 will conduct the accumulated charge away via the eHEMT 10 and the built-up charge will be discharged.
  • the conducting element of the seal ring portion 50 can not only physically protect the device portion 40 but also provide ESD protection to the device portion 40 , and the semiconductor device 1 according to the disclosure would not require an additional anti-ESD structure which saves space.
  • the diode assembly 20 and the resistor 30 are both located along an outer periphery of the eHEMT 10 .
  • the first electrode 41 serves as a gate electrode of the semiconductor element 412
  • the second electrode 42 serves as a source electrode of the semiconductor element 412 .
  • the first electrode 41 serves as a source electrode of the semiconductor element 412
  • the second electrode 42 serves as a gate electrode of the semiconductor element 412 .
  • the diode assembly anode 201 of the diode assembly 20 is connected to the source electrode of the semiconductor element 412
  • the first source electrode 11 of the eHEMT 10 is connected to the gate electrode of the semiconductor element 412
  • the first gate electrode 12 of the eHEMT 10 is connected to the diode assembly cathode 202 of the diode assembly 20
  • the first drain electrode 13 of the eHEMT 10 is connected to the source electrode of the semiconductor element 412 .
  • the seal ring portion 50 dissipates electro-static charge built-up in the source electrode of the semiconductor element 412 . Because the seal ring portion 50 may discharge electro-static charge built-up in the gate electrode of the semiconductor element 412 in a similar fashion to the way in which the seal ring portion 50 discharges electro-static charge built-up in the source electrode of the semiconductor element 412 , further details thereof are omitted for the sake of brevity.
  • each diode 23 has a diode anode 231 .
  • the diode anode 231 is formed from the second electrode portion 122 of the first gate electrode 12 and the first electrode portion 112 of the first source electrode 11 of the eHEMT via a metal connection.
  • the eHEMT 10 has multiple cells, and a single cell of the eHEMT 10 is shown in FIG. 6 .
  • the diode 23 may also have multiple diode cells, and the resistor 30 may also have multiple resistor cells. Referring to FIGS.
  • a single cell of the eHEMT is formed first at a location where the diode assembly 20 is to be formed, then the second electrode portion 122 of the first gate electrode 12 and the first electrode portion 112 of the first source electrode 11 of the structure of the eHEMT in the location where the diode assembly 20 is to be formed is connected via a metal connection so as to form the diode anode 231 of each diode 23 .
  • SG source-to-gate distance
  • the second electrode portion 122 of the first gate electrode 12 has a length along the first direction (a) that ranges from 0.5 ⁇ m to 1.0 ⁇ m.
  • GD gate-to-drain distance
  • the second electrode portion 122 of the first gate electrode 12 has a width along a second direction (b) that ranges from 10000 ⁇ m to 20000 ⁇ m.
  • the second direction (b) is perpendicular to the first direction (a). In other words, the second direction (b) is opposite to a stacking direction along the substrate 51 towards the epitaxial unit 56 of the semiconductor device 1 .
  • each diode 23 along the first direction (a) is in the same range as the dimension of the eHEMT 10 .
  • each diode 23 before an anode of each diode 23 is formed, each diode 23 has a gate electrode and a source electrode.
  • the third gate electrode of each diode has a dimension in the second direction (b) that is not in the same range as the first gate electrode 12 of the eHEMT 10 .
  • the gate electrode of each diode 23 may have a width in the second direction (b) that may range from 400 ⁇ m to 1000 ⁇ m.
  • the gate electrode and the source electrode of each diode 23 has a distance between them that ranges from 0.5 ⁇ m to 1.5 ⁇ m along the first direction (a), and the gate electrode of each diode 23 has a length along the first direction (a) that ranges from 0.5 ⁇ m to 1.0 ⁇ m. In some embodiments, a distance between the diode anode 231 and a diode cathode 232 of each diode 23 along the first direction (a) ranges from 1.5 ⁇ m to 3.0 ⁇ m.
  • a distance between the first metal end 31 and the second metal end 32 of the resistor 30 along the first direction (a) ranges from 3.0 ⁇ m to 4.0 ⁇ m.
  • the length of the resistor 30 along the first direction (a) ranges from 3.0 ⁇ m to 4.0 ⁇ m.
  • the resistor 30 has a width along the second direction (b) that ranges from 2000 ⁇ m to 2500 ⁇ m, that is, the resistor 30 may have a width that ranges from 2000 ⁇ m to 2500 ⁇ m.
  • the first source electrode 11 and the first drain electrode 13 of the eHEMT 10 are disposed on the barrier layer 54 , and the first gate electrode 12 of the eHEMT 10 is disposed on the P-type nitride layer 55 .
  • diode anodes 231 of the diodes 23 of the diode assembly 20 are disposed on the P-type nitride layer 55
  • the diode cathodes 232 of the diodes 23 of the diode assembly 20 are disposed on the barrier layer 54 .
  • the first metal end 31 and the second metal end 32 of the resistor 30 are disposed on the barrier layer 54 .
  • the seal ring portion 50 includes an isolation zone 501 located between the eHEMT 10 , the diode assembly 20 , and the resistor 30 . In this way, the eHEMT 10 , the diode assembly 20 , and the resistor 30 may be isolated from each other via the isolation zone 501 .
  • a seal ring structure surrounds the device portion 40 that includes the semiconductor element 412 including the first electrode 41 and the second electrode 42 .
  • the seal ring structure includes the substrate 51 , and the seal ring portion 50 of the semiconductor structure that is located on the substrate 51 .
  • the seal ring portion 50 surrounds the device area 40 , and includes the conducting element that includes the eHEMT 10 .
  • the eHEMT 10 includes the first gate electrode 12 adapted for electrical connection to the first electrode 41 of the semiconductor device 412 , the first source electrode 11 adapted for electrical connection to the second electrode 42 of the semiconductor device 412 , and the first drain electrode 13 adapted for electrical connection to the first electrode 41 of the semiconductor device 412 .
  • the conducting element further includes a plurality of diodes 23 that form the diode assembly 20 and that are adapted to be electrically connected between the first electrode 41 of the semiconductor device 412 and the first gate electrode 12 of the eHEMT 10 .
  • the diode assembly 20 includes the diode assembly anode 201 that is adapted for electrical connection with the first electrode 41 , and the diode assembly cathode 202 that is adapted for electrical connection with the first gate electrode 12 .
  • the conducting element further includes the resistor 30 that is adapted to be electrically connected between the diode assembly cathode 202 and the second electrode 42 of the semiconductor element 412 .
  • the resistor 30 includes a first metal end 31 connected to the diode assembly cathode 202 , and a second metal end 32 adapted to be connected to the second electrode 42 of the semiconductor element 412 .
  • an embodiment of a method for making the semiconductor device 1 according to the present disclosure includes the following steps S 100 to S 400 .
  • the substrate 51 is provided.
  • the epitaxial unit 56 is formed on a surface of the substrate 51 and includes a device area and a seal ring area surrounding a periphery of the device portion 40 .
  • the semiconductor element 412 is formed in the device area, and includes the first electrode 41 , and the second electrode 42 .
  • the enhanced-High-Electron-Mobility-Transistor (eHEMT) 10 is formed in the seal ring area and includes the first gate electrode 12 , the first source electrode 11 , and the first drain electrode 13 .
  • the first gate and first drain electrodes 12 , 13 are electrically connected to the first electrode 41 of the semiconductor element 412
  • the first source electrode 11 is electrically connected to the second electrode 42 of the semiconductor element 412 .
  • the epitaxial unit 56 may include the buffer layer 52 , the channel layer 53 , the barrier layer 54 , and the P-type nitride layer 55 sequentially stacked on the substrate 51 .
  • the barrier layer 54 may be an AlGaN barrier layer, and may have a thickness ranging from 1 nm to 50 nm.
  • the channel layer 53 may be a GaN channel layer 53
  • the P-type nitride layer may be a P-type GaN layer.
  • the P-type nitride layer 55 may have a thickness that ranges from 50 nm to 300 nm, and a doping concentration ranging from 10 17 to 10 21 cm ⁇ 3 .
  • the P-type nitride layer 55 is etched to define a P-type nitride layer of the eHEMT 10 .
  • the first gate electrode 12 is formed on the etched P-type nitride layer 55 , and the first source electrode 11 and the first drain electrode 13 are formed on the barrier layer 54 .
  • seal ring portion 50 of the disclosure is designed with the intent to protect the device portion 40 from all directions and seal the device portion 40 . This may prevent the device portion 40 from being damaged during wafer dicing due to stress or impurities.
  • the method may further include a Step S 500 , where the diode assembly 20 is formed in the seal ring area and is electrically connected to the first electrode 41 of the semiconductor element 412 and the first gate electrode 12 of the eHEMT 10 .
  • the diode assembly 20 includes the diode assembly anode 201 that is electrically connected to the first electrode 41 , and the diode assembly cathode 202 that is electrically connected to the first gate electrode 12 .
  • the P-type nitride layer 55 is etched to define a P-type nitride layer of the diode assembly 20 . That is, the P-type nitride layer 55 is etched to define a P-type nitride layer of each of the diodes 23 .
  • the eHEMT 10 has multiple cells, and the P-type nitride layers 55 are etched to define the P-type nitride layers of the diode assembly 20 .
  • etching the P-type nitride layer 55 to define the P-type nitride layer of a single cell of the eHEMT 10 and the P-type nitride layer of the diode assembly 20 may be conducted simultaneously.
  • the first source electrode 11 and the first drain electrode 13 of the eHEMT 10 , and the diode assembly cathode 202 are formed at the same time. However, in other embodiments, they may be formed at different times, and this is not a limitation of the disclosure.
  • the eHEMT may have multiple cells.
  • the diode anode 231 of each diode 23 in the diode assembly 20 is formed via a metal connection between the second electrode portion 122 of a first gate electrode 12 and the first electrode portion 112 of a first source electrode 11 of a single cell of the eHEMT.
  • the method includes a further step S 600 .
  • the resistor 30 is formed in the seal ring area and is electrically connected to the diode assembly cathode 202 and the second electrode 40 of the semiconductor element 412 .
  • the resistor 30 includes the first metal end 31 connected to the diode assembly cathode 202 , and the second metal end 32 connected to the second electrode 42 .
  • the P-type nitride layer 55 located at a position where the resistor is to be formed is removed.
  • the eHEMT 10 forms an enclosed ring around the semiconductor element 412 of the device portion 40 , and the resistor 30 and the diode assembly 20 are disposed around the outer periphery of the device portion 40 .
  • the diode assembly 20 and the resistor are disposed to surround an outer periphery of the eHEMT 10 .
  • the diode assembly 20 and the resistor 30 are each disposed between the eHEMT 10 and the device portion 40 .
  • the P-type nitride layer 55 is etched via Inductively Coupled Plasma-Reactive Ion Etching (ICP-RIE).
  • ICP-RIE Inductively Coupled Plasma-Reactive Ion Etching
  • the first metal end 31 and the second metal end 32 of the resistor 30 may be formed separately.
  • first source electrode 11 and the first drain electrode 13 of the eHEMT, the diode assembly cathode 202 , and the first and second metal ends 31 , 32 of the resistor 30 may be either formed separately or at the same time, as long as the eHEMT 10 encloses the device portion 40 in a ring, and the diode assembly 20 and the resistor 30 formed between the eHEMT 10 and the device portion 40 .
  • the first source and drain electrodes 11 , 13 of the eHEMT 10 , the diode assembly cathode 202 , and the first and second metal ends 31 , 32 of the resistor may be formed via deposition or sputtering.
  • first source and drain electrodes 11 , 13 of the eHEMT 10 , the diode assembly cathode 202 , and the first and second metal ends 31 , 32 of the resistor 30 may each be made of a material including a metal such as titanium (Ti), aluminum (Al), nickel (Ni), gold (Au), tantalum (Ta) or any compound or alloy including any one or a number of the above metals.
  • a metal such as titanium (Ti), aluminum (Al), nickel (Ni), gold (Au), tantalum (Ta) or any compound or alloy including any one or a number of the above metals.
  • each of the eHEMT 10 , the diode assembly 20 , and the resistor 30 has an active region formed by ion implantation of the epitaxial unit 56 .
  • the active regions are isolated from each other.
  • a portion of the epitaxial unit 56 that is not subjected to ion implantation forms an isolation region to isolate the active regions of the eHEMT 10 , the diode assembly 20 , and the resistor 30 .
  • the step S 500 of forming the diode assembly 20 in the seal ring area further includes forming an individual diode anode 231 for each diode 23 in the diode assembly 20 .
  • the first gate electrode 12 of the eHEMT 10 and the diode anode 231 of each diode 23 of the diode assembly are formed via deposition or sputtering. Additionally, the first gate electrode 12 may include a metal such as Ti, Ni, palladium (Pd), Au, or any compound or alloy including any one or a number of the above metals.
  • the diode assembly 20 is formed on the basis of the eHEMT 10 . That is, a plurality of eHEMTs are formed on a region of the seal ring area (referred to as eHEMT region) where the eHEMT 10 is to be formed and a region of the seal ring area (referred to as diode assembly region) where the diode assembly 20 is to be formed, thereby forming the eHEMT in the eHEMT region and the diode assembly region. It should be noted that, the eHEMT 10 and the diode assembly 20 are located on different regions of the seal ring area.
  • the first gate electrode 12 and the first source electrode 11 of each of the eHEMTs in the diode assembly region may be connected via a metal connection, thereby forming a diode anode 231 of the diode.
  • the method of making the semiconductor device 1 may further include, forming a metal connection between the diode assembly anode 201 and the first electrode 41 of the semiconductor element 412 , forming a metal connection between the diode assembly cathode 202 and the first metal end 31 of the resistor 30 , forming a metal connection between the second metal end 32 and the second electrode 42 of the semiconductor element 412 , forming a metal connection between the first gate electrode 12 of the eHEMT 10 and the diode assembly cathode 202 of the diode assembly 20 , forming a metal connection between the first drain electrode 13 of the eHEMT 10 and the first electrode 41 , and forming a metal connection between the first source electrode 11 of the eHEMT 10 and the second electrode 42 of the semiconductor element 412 .
  • the above step ensures that the diode assembly 20 , the eHEMT 10 , and the resistor 30 are interconnected together via the metal connections and forms an electrostatic protection structure, and thereby improve the ESD protection of the semiconductor element 412 .
  • the above is a brief overview of the anti-ESD function of the semiconductor device 1 , the specific electrical connections and equivalent circuits may be referenced from FIG. 2 and the previous description of the relevant structures and will be omitted hereinafter for the sake of brevity.
  • metal connections when metal connections are formed, care should be taken to insulate and isolate electrodes to prevent a short circuit forming between different electrodes.
  • an insulation layer may be formed on a corresponding area besides the diode assembly cathode 202 , and the first metal end 31 .
  • Other metal connections may be formed in a similar way, and further details are omitted.
  • the semiconductor device 1 may have the semiconductor element 412 of the device portion 40 be physically protected as well as have good ESD protection.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
US18/342,560 2020-12-28 2023-06-27 Semiconductor device and method of making the same and seal ring structure Pending US20230361056A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN202011581439.X 2020-12-28
CN202011581439.XA CN112701116B (zh) 2020-12-28 2020-12-28 密封环结构及其制备方法
PCT/CN2021/112134 WO2022142357A1 (fr) 2020-12-28 2021-08-11 Structure annulaire d'étanchéité et procédé de préparation correspondant

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/112134 Continuation-In-Part WO2022142357A1 (fr) 2020-12-28 2021-08-11 Structure annulaire d'étanchéité et procédé de préparation correspondant

Publications (1)

Publication Number Publication Date
US20230361056A1 true US20230361056A1 (en) 2023-11-09

Family

ID=75512855

Family Applications (1)

Application Number Title Priority Date Filing Date
US18/342,560 Pending US20230361056A1 (en) 2020-12-28 2023-06-27 Semiconductor device and method of making the same and seal ring structure

Country Status (3)

Country Link
US (1) US20230361056A1 (fr)
CN (1) CN112701116B (fr)
WO (1) WO2022142357A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112701116B (zh) * 2020-12-28 2022-05-10 厦门市三安集成电路有限公司 密封环结构及其制备方法
CN113809067B (zh) * 2021-11-16 2022-02-18 芯众享(成都)微电子有限公司 一种带有片内栅极回跳保护的常关型hemt器件

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010016177A (ja) * 2008-07-03 2010-01-21 Toshiba Corp 静電気放電保護素子
US8338837B2 (en) * 2009-06-08 2012-12-25 Epistar Corporation Light emitting device
US8773826B2 (en) * 2012-08-29 2014-07-08 Amazing Microelectronic Corp. Power-rail electro-static discharge (ESD) clamp circuit
CN107731742A (zh) * 2017-08-25 2018-02-23 长江存储科技有限责任公司 芯片静电放电总线布线方法及根据该方法得到的芯片
CN112054056B (zh) * 2020-09-07 2023-03-10 南方科技大学 具有栅极静电防护结构的高电子迁移率晶体管及制作方法
CN112701116B (zh) * 2020-12-28 2022-05-10 厦门市三安集成电路有限公司 密封环结构及其制备方法
CN113594247B (zh) * 2021-07-30 2024-01-26 电子科技大学 一种逆阻型氮化镓高电子迁移率晶体管

Also Published As

Publication number Publication date
CN112701116B (zh) 2022-05-10
CN112701116A (zh) 2021-04-23
WO2022142357A1 (fr) 2022-07-07

Similar Documents

Publication Publication Date Title
US20230361056A1 (en) Semiconductor device and method of making the same and seal ring structure
US10784256B2 (en) Semiconductor device and method of manufacturing semiconductor device
US9576841B2 (en) Semiconductor device and manufacturing method
US6888206B2 (en) Power semiconductor device and method of manufacturing the same
EP3285290B1 (fr) Dispositif de puissance à semi-conducteur et procédé de fabrication d'un tel dispositif
US11164859B2 (en) Semiconductor device
US10566448B2 (en) Insulated gate bipolar transistor
CN112216691A (zh) 一种集成箝位二极管的半导体功率器件
US11862680B2 (en) Electrostatic discharge protection structure, nitride-based device having the same and method for manufacturing nitride-based device
US8324688B2 (en) Electrostatic discharge protection device for high voltage operation
JP7243845B2 (ja) 半導体装置
KR101570483B1 (ko) 과도전압 보호용 다이오드 소자를 내장하는 전력 반도체 장치 및 그 제조방법
US11373996B2 (en) Silicon-controlled-rectifier electrostatic protection structure and fabrication method thereof
KR100960738B1 (ko) 서지 보호용 반도체 장치
CN112038407A (zh) 一种集成静电放电保护二极管的半导体功率器件
JP7105335B2 (ja) 半導体装置
JP4696356B2 (ja) 半導体装置
CN114467181A (zh) 半导体装置
US20210074827A1 (en) Wide-gap semiconductor device
JP7194855B2 (ja) 半導体装置
US11538904B2 (en) Semiconductor device
JP7194856B2 (ja) 半導体装置の製造方法
JP7400487B2 (ja) 半導体装置
JP2018078348A (ja) 半導体装置および半導体装置の製造方法
JP6856727B2 (ja) 半導体装置

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION