US20230078624A1 - Solar cell and method of manufacturing the same - Google Patents
Solar cell and method of manufacturing the same Download PDFInfo
- Publication number
- US20230078624A1 US20230078624A1 US17/959,095 US202217959095A US2023078624A1 US 20230078624 A1 US20230078624 A1 US 20230078624A1 US 202217959095 A US202217959095 A US 202217959095A US 2023078624 A1 US2023078624 A1 US 2023078624A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor substrate
- solar cell
- conductive
- conductive area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title description 22
- 239000004065 semiconductor Substances 0.000 claims abstract description 367
- 239000000758 substrate Substances 0.000 claims abstract description 146
- 239000002019 doping agent Substances 0.000 claims abstract description 82
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 55
- 239000001301 oxygen Substances 0.000 claims abstract description 55
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 55
- 230000005641 tunneling Effects 0.000 claims description 91
- 238000002161 passivation Methods 0.000 claims description 46
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 11
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910021419 crystalline silicon Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 450
- 238000000034 method Methods 0.000 description 52
- 230000008569 process Effects 0.000 description 39
- 238000010438 heat treatment Methods 0.000 description 27
- 238000000151 deposition Methods 0.000 description 18
- 230000008021 deposition Effects 0.000 description 16
- 239000000463 material Substances 0.000 description 16
- 230000000694 effects Effects 0.000 description 9
- 239000007789 gas Substances 0.000 description 9
- 239000000969 carrier Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 239000005368 silicate glass Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 239000000470 constituent Substances 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000006798 recombination Effects 0.000 description 3
- 238000005215 recombination Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- -1 for example Substances 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000010926 purge Methods 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910019213 POCl3 Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000003245 coal Substances 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910021480 group 4 element Inorganic materials 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 229910001635 magnesium fluoride Inorganic materials 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000003921 oil Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910052950 sphalerite Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 229910052984 zinc sulfide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic Table
- H01L31/0288—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic Table characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0368—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including polycrystalline semiconductors
- H01L31/03682—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including polycrystalline semiconductors including only elements of Group IV of the Periodic Table
- H01L31/03685—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including polycrystalline semiconductors including only elements of Group IV of the Periodic Table including microcrystalline silicon, uc-Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
- H01L31/1824—Special manufacturing methods for microcrystalline Si, uc-Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1864—Annealing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/545—Microcrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/546—Polycrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/548—Amorphous silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- Embodiments of the present inventive concept relate to a solar cell and a method of manufacturing the same, and more particularly, to a solar cell, which includes a dopant layer having a crystalline structure different from that of a semiconductor substrate, and a method of manufacturing the same.
- Solar cells may be manufactured by forming various layers and electrodes based on some design.
- the efficiency of solar cells may be determined by the design of the various layers and electrodes.
- the embodiments of the present inventive concept have been made in view of the above problems, and it is an object of the present inventive concept to provide a solar cell having excellent efficiency and high productivity and a method of manufacturing the same.
- a solar cell including a semiconductor substrate, and a dopant layer disposed over one surface of the semiconductor substrate and having a crystalline structure different from that of the semiconductor substrate, the dopant layer including a dopant.
- the dopant layer includes a plurality of semiconductor layers stacked one above another in a thickness direction thereof, and an interface layer interposed therebetween.
- the interface layer is an oxide layer having a higher concentration of oxygen than that in each of the plurality of semiconductor layers.
- FIG. 1 is a sectional view illustrating a solar cell in accordance with an embodiment of the present inventive concept
- FIG. 2 is a plan view of the solar cell illustrated in FIG. 1 ;
- FIGS. 3 A to 3 I are sectional views illustrating a method of manufacturing a solar cell in accordance with an embodiment of the present inventive concept
- FIG. 4 is a graph illustrating the concentrations of a dopant and oxygen measured before heat treatment is performed
- FIG. 5 is a view illustrating examples of a plurality of semiconductor layers of a solar cell in accordance with various alternative embodiments of the present inventive concept
- FIG. 6 is a graph illustrating the concentrations of a dopant and oxygen measured after heat treatment is performed:
- FIG. 7 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept.
- FIG. 8 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept.
- FIG. 9 is a sectional view illustrating a solar cell in accordance with a further embodiment of the present inventive concept.
- FIG. 1 is a sectional view illustrating a solar cell in accordance with an embodiment of the present inventive concept
- FIG. 2 is a plan view of the solar cell illustrated in FIG. 1 .
- illustration is focused on a semiconductor substrate and electrodes.
- the solar cell designated by reference numeral 100 , includes a semiconductor substrate 110 , and a dopant layer DL including a dopant, the dopant layer DL being disposed over one surface of the semiconductor substrate 110 and having a crystalline structure different from that of the semiconductor substrate 110 .
- the dopant in the dopant layer DL may be of the same conductive type as that of the semiconductor substrate 110 , and may be included at a higher doping concentration than that in the semiconductor substrate 110 , or may be of a conductive type different from that of the semiconductor substrate 110 .
- the dopant layer DL may configure conductive areas 20 and 30 , which are connected to electrodes 42 and 44 , like an emitter area or a back surface field area, or may configure a field area 50 ( FIG. 9 ) that is not connected to the electrodes 42 and 44 .
- the conductive areas 20 and 30 may include a first conductive area 20 of a first conductive type, and a second conductive area 30 of a second conductive type.
- the electrodes 42 and 44 include a first electrode 42 connected to the first conductive area 20 and a second electrode 44 connected to the second conductive area 30 .
- the field area 50 may not be provided in some embodiments.
- the semiconductor substrate 110 may be formed of crystalline semiconductors including a single semiconductor material (e.g. group-IV elements).
- the semiconductor substrate 110 may be formed of monocrystalline or polycrystalline semiconductors (e.g. monocrystalline or polycrystalline silicon).
- the semiconductor substrate 110 may be formed of monocrystalline semiconductors (e.g. a monocrystalline semiconductor wafer, and more specifically, a semiconductor silicon wafer).
- the solar cell 100 may achieve excellent electrical properties because the solar cell 100 is based on the semiconductor substrate 110 formed of monocrystalline semiconductors, which have few defects attributable to their high crystallinity.
- the front surface and/or the back surface of the semiconductor substrate 110 may be subjected to texturing so as to form protrusions thereon.
- the protrusions may take the form of pyramids having irregular sizes, and the outer surface of the protrusions may be configured by (111) faces of the semiconductor substrate 110 .
- the protrusions are formed on, for example, the front surface of the semiconductor substrate 110 via texturing so that the roughness of the front surface is increased, the reflectance of light introduced through, for example, the front surface of the semiconductor substrate 110 may be reduced. Accordingly, the quantity of light, which reaches a pn junction formed by a base area 10 and the first or second conductive area 20 or 30 , may be increased, which may minimize the loss of light.
- the present embodiment illustrates the protrusions formed on the front surface of the semiconductor substrate 110 .
- the front surface of the semiconductor substrate 110 is provided with the protrusions and the back surface of the semiconductor substrate 110 is subjected to mirror surface grinding, the reflection of light may be minimized on the front surface, into which a relatively large quantity of light is introduced, and the first conductive area 20 may be stably formed on the back surface.
- the embodiment of the present inventive concept is not limited thereto.
- protrusions may be formed on both the front surface and the back surface of the semiconductor substrate 110 .
- no protrusions may be formed on both the front surface and the back surface of the semiconductor substrate 110 .
- the semiconductor substrate 110 includes the base area 10 in which a first or second conductive dopant is doped at a relatively low concentration so that the base area 10 is of the first or second conductive type.
- the base area 10 of the semiconductor substrate 110 may have a lower doping concentration, higher resistance, or lower carrier concentration than one of the first and second conductive areas 20 and 30 , which is of the same conductive type as that of the base area 10 .
- the first conductive area 20 of the first conductive type may be disposed over one surface (e.g. the back surface) of the semiconductor substrate 110 .
- a tunneling layer 22 may be formed over the semiconductor substrate 110 , and the first conductive area 20 may be formed over the tunneling layer 22 .
- the tunneling layer 22 may be formed so as to come into contact with the back surface of the semiconductor substrate 110 , which may result in a simplified configuration and improved tunneling effects. At this time, the tunneling layer 22 may be formed throughout the back surface of the semiconductor substrate 110 .
- the expression “formed throughout the surface” includes the meaning of being physically completely formed over the entire surface as well as the meaning of being formed so as to inevitably exclude a portion of the surface. Thereby, the tunneling layer 22 may be easily formed because a separate patterning process is not required.
- the embodiment of the present inventive concept is not limited thereto.
- the tunneling layer 22 may serve as a barrier for electrons and holes, thereby preventing minority carriers from passing therethrough and allowing only majority carriers, which accumulate at a portion adjacent to the tunneling layer 22 and thus have a given amount of energy or more, to pass therethrough. At this time, the majority carriers, which have the given amount of energy or more, may easily pass through the tunneling layer 22 owing to tunneling effects.
- the tunneling layer 22 may serve as a diffusion barrier, which prevents the dopant of the conductive areas 20 and 30 from diffusing to the semiconductor substrate 110 .
- the tunneling layer 22 may comprise various materials to enable the tunneling of the majority carriers.
- the tunneling layer 22 may comprise oxides, nitrides, semiconductors, and conductive polymers.
- the tunneling layer 22 may be a silicon oxide layer comprising a silicon oxide. This is because the silicon oxide layer has excellent passivation and thus ensures easy tunneling of carriers.
- the thickness of the tunneling layer 22 may be less than the thicknesses of the first and second passivation films 24 and 34 and the thickness of the first or second conductive area 20 or 30 .
- the thickness of the tunneling layer 22 may be 2 nm or less, for example, within a range from 0.1 nm to 1.5 nm (more specifically, within a range from 0.5 nm to 1.5 nm).
- the thickness of the tunneling layer 22 exceeds 2 nm, smooth tunneling does not occur, and consequently, the efficiency of the solar cell 100 may be deteriorated.
- the thickness of the tunneling layer 22 is below 0.1 nm, it may be difficult to form the tunneling layer 22 having the desired quality.
- the thickness of the tunneling layer 22 may be within a range from 0.1 nm to 1.5 nm (more specifically, within a range from 0.5 nm to 1.5 nm).
- the embodiment of the present inventive concept is not limited thereto, and the thickness of the tunneling layer 22 may have any of various values.
- the first conductive area 20 may include a first conductive dopant, and thus may be of the first conductive type.
- the first conductive area 20 may be formed so as to come into contact with the tunneling layer 22 , which may simplify the configuration of the solar cell 100 and maximize the tunneling effects of the tunneling layer 22 .
- the embodiment of the present inventive concept is not limited thereto.
- the first conductive area 20 may comprise the same semiconductor material as the semiconductor substrate 110 (more specifically, a single semiconductor material, for example, silicon). As such, the first conductive area 20 may have properties similar to the semiconductor substrate 110 , and thus may minimize a difference in properties that may occur when the first conductive area 20 and the semiconductor substrate 110 comprise different semiconductor materials. However, because the first conductive area 20 is formed over the semiconductor substrate 110 separately from the semiconductor substrate 110 , the first conductive area 20 may have a crystalline structure different from that of the semiconductor substrate 110 , in order to be easily formed over the semiconductor substrate 110 .
- the first conductive area 20 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first conductive dopant.
- the first conductive area 20 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon).
- the first conductive area 20 may have excellent electrical conductivity, thus ensuring the smooth movement of carriers, and may cause the tunneling of carriers to occur efficiently in the tunneling layer 22 , which is formed of, for example, an oxide.
- the effect of increasing the rate of deposition of the first conductive area 20 or the dopant layer DL may be magnified.
- the first conductive area 20 which is the dopant layer DL, includes a plurality of semiconductor layers 201 and 202 stacked one above another in a thickness direction over the semiconductor substrate 110 with an interface layer 204 interposed therebetween.
- the present embodiment illustrates that the first conductive area 20 includes a single interface layer 204 , and a first layer 201 and a second layer 202 disposed with the interface layer 204 interposed therebetween.
- the following description related to the first layer 201 or the second layer 202 may be applied to the semiconductor layers 201 and 202 .
- the interface layer 204 may have a different material or composition from that of the first layer 201 and the second layer 202 , thus being distinguished from the first layer 201 and the second layer 202 .
- the interface layer 204 may be configured as an oxide layer, which has a higher oxygen concentration than that in the first layer 201 and the second layer 202 .
- each of the first layer 201 and the second layer 202 may be formed of a semiconductor material doped with a first conductive dopant
- the interface layer 204 may be a semiconductor oxide layer formed via combination of a semiconductor material and oxygen (e.g. a silicon oxide layer when the semiconductor material is silicon).
- the interface layer 204 may be configured as a surface, which is orthogonal to the thickness direction of the semiconductor substrate 110 , and may be formed so as to come into contact with the semiconductor layers 201 and 202 adjacent thereto (i.e. in the present embodiment, the first layer 201 and the second layer 202 ). More specifically, one surface of the interface layer 204 may wholly come into contact with the first layer 201 , and the other surface of the interface layer 204 may wholly come into contact with the second layer 202 . In the present embodiment, after the semiconductor layers 201 and 202 are formed using different process conditions so as to have different properties (in particular, different doping concentrations), the semiconductor layers 201 and 202 are subjected to heat treatment so as to form the first conductive area 20 .
- one or one group of the semiconductor layers 201 and 202 may be formed so as to include a first conductive dopant and the other one or the other group may be formed so as not to include the first conductive dopant, and then the first conductive dopant may wholly diffuse in a heat treatment process, whereby the first conductive area 20 may be formed.
- a thin native oxide layer is formed to configure the interface layer 204 between the semiconductor layers 201 and 202 because process conditions, properties and the like change when the semiconductor layers 201 and 202 are formed. A detailed manufacturing process will be described later in detail with reference to FIGS. 3 A to 3 I .
- the concentration of oxygen in the interface layer 204 may be higher than the concentration of oxygen in each of the first layer 201 and the second layer 202 , and may be lower than the concentration of oxygen in the tunneling layer 22 . This is because the interface layer 204 is a native layer generated inartificially or naturally in the manufacturing process, and the tunneling layer 22 is an artificial layer formed by injecting oxygen.
- the concentration of oxygen in the interface layer 204 may be at least 1.5 times the concentration of oxygen in each of the first layer 201 and the second layer 202 . This is because the interface layer 204 may require a concentration of oxygen of at least 1.5 times that in each of the first layer 201 and the second layer 202 in order to be detected as an oxide layer, which has a different constituent material or composition from that of the first layer 201 and the second layer 202 and thus is distinguished from the first layer 201 and the second layer 202 . More specifically, the concentration of oxygen in the interface layer 204 may be within a range from 2 times to 10 times the concentration of oxygen in each of the first layer 201 and the second layer 202 .
- the concentration of oxygen in the tunneling layer 22 may be approximately 100 times the concentration of oxygen in each of the first layer 201 and the second layer 202 , the concentration of oxygen in the tunneling layer 22 may be within a range from 10 times to 50 times the concentration of oxygen in the interface layer 204 .
- the concentration of oxygen is limited to the range that may appear in the tunneling layer 22 , which is formed in the deposition process for forming the oxide layer, and the interface layer 204 , which is a native oxide layer.
- the embodiment of the present inventive concept is not limited thereto, and the concentration of oxygen in the interface layer 204 may change according to, for example, process conditions in the process of manufacturing the first conductive area 20 , which is the dopant layer DL, the constituent materials of the tunneling layer 22 , and process conditions in the process of manufacturing the tunneling layer 22 .
- the thickness of the interface layer 204 may be less than the thickness of each of the first layer 201 and the second layer 202 , and may be equal to or less than the thickness of the tunneling layer 22 . This is because the interface layer 204 is a native layer (or a naturally generated) generated in the manufacturing process, and the first layer 201 , the second layer 202 , and the tunneling layer 22 are layers artificially formed so as to have appropriate thicknesses.
- the thickness of the interface layer 204 may be less than the thickness of the tunneling layer 22 . This is because the tunneling layer 22 is thin, but is artificially grown, whereas the interface layer 204 is a native layer.
- the ratio of the thickness of the tunneling layer 22 to the thickness of the interface layer 204 may be within a range from 1:0.1 to 1:0.8 (e.g. within a range from 1:0.3 to 1:0.6). This thickness range may ensure that the interface layer 204 causes no great deterioration in the properties of the first conductive area 20 .
- the thickness of the interface layer 204 may be 2 nm or less (more specifically, 1 nm or less, for example, within a range from 0.2 nm to 1 nm). This thickness may be realized in a native oxide layer.
- the thickness of the first layer 201 or the second layer 202 may be within a range from 20 nm to 500 nm. When the thickness of the first layer 201 or the second layer 202 is below 20 nm, the process time for forming the first conductive area 20 may be increased and the forming process may be complicated because it is difficult to impart the first conductive area 20 with sufficient thickness, or it is necessary to increase the number of the semiconductor layers 201 and 202 .
- the thickness of the first layer 201 or the second layer 202 exceeds 500 nm, the thickness of the first conductive area 20 is excessively increased, and consequently, the process time may be increased and the process may be complicated.
- the embodiment of the present inventive concept is not limited thereto, and the thickness of the interface layer 204 , the thicknesses of the first layer 201 and the second layer 202 , and the like may have various values.
- FIG. 1 illustrates that the first layer 201 and the second layer 202 have the same thickness or similar thicknesses (e.g. thicknesses having a difference within 10%).
- the interface layer 204 may be spaced apart from the surface of the first conductive area 20 by a distance within a range from 40% to 60% of the total thickness of the first conductive area 20 .
- the first conductive dopant which is included in any one semiconductor layer among the semiconductor layers 201 and 202 , may effectively diffuse to the other semiconductor layer, which includes no first conductive dopant.
- the difference between the thicknesses of the first layer 201 and the second layer 202 may be 10% or more. This is because a specific semiconductor layer may be formed so as to be thick or thin in consideration of the process time, the uniform diffusion of the first conductive dopant, and the like. This will be described in more detail with regard to the method of manufacturing the solar cell.
- the interface layer 204 may notify that the first conductive area 20 , which is the dopant layer DL, has been manufactured by a simplified manufacturing process.
- the interface layer 204 may serve as a barrier for preventing an excessively great quantity of the first conductive dopant from diffusing. Thereby, it is possible to prevent the first conductive dopant from passing through the tunneling layer 22 , thereby diffusing to the semiconductor substrate 110 .
- the tunneling layer 22 is made thin in order to increase the probability of tunneling, the first conductive dopant may diffuse to the inside of the semiconductor substrate 110 , which is problematic. This problem may be prevented when the interface layer 204 is provided inside the first conductive area 20 so as to prevent the first conductive dopant from diffusing too far.
- the present embodiment illustrates that the first conductive area 20 , which is the dopant layer DL, includes one interface layer 204 and two semiconductor layers 201 and 202 (i.e. the first layer 201 and the second layer 202 ) coming into contact with both surfaces of the interface layer 204 .
- the first conductive area 20 may be formed so as to have a simplified structure.
- the embodiment of the present inventive concept is not limited thereto.
- the first conductive area 20 may include a plurality of interface layers 204 (i.e. two or more interface layers 204 ), and three or more semiconductor layers 201 and 202 , which are disposed with the respective interface layers 204 interposed therebetween. This will be described later in detail with reference to FIG. 5 .
- the first conductive area 20 is formed separately from the semiconductor substrate 110 , which may reduce defects or deterioration in open-circuit voltage caused when a doped area is formed inside the semiconductor substrate 110 . Thereby, the open-circuit voltage of the solar cell 100 may be increased.
- the second conductive area 30 which is of the second conductive type, may be disposed on the other surface (e.g. the front surface) of the semiconductor substrate 110 .
- the second conductive area 30 may be configured as a doped area, which is formed by doping a portion of the semiconductor substrate 110 with a second conductive dopant.
- the base area 10 and the second conductive area 30 may have the same crystalline structure and may comprise the same semiconductor material as the semiconductor substrate 110 , but may be of different conductive types or may have different doping concentrations from each other.
- the base area 10 is of the first conductive type
- the base area 10 and the second conductive area 30 are of different conductive types.
- the doping concentration in the second conductive area 30 is higher than the doping concentration in the base area 10 .
- the first conductive area 20 of the first conductive type configures a back surface field area for forming a back surface field (BSF), which is of the same conductive type as that of the semiconductor substrate 110 and has a higher doping concentration than that in the semiconductor substrate 110
- the second conductive area 30 configures an emitter area, which is of a conductive type different from that of the base area 10 , thus forming a pn junction with the base area 10 .
- the second conductive area 30 which configures the emitter area, is disposed on the front surface of the semiconductor substrate 110 , which may minimize an optical path of light reaching the pn junction.
- the embodiment of the present inventive concept is not limited thereto.
- the base area 10 when the base area 10 is of the second conductive type, the first conductive area 20 configures an emitter area, and the second conductive area 30 configures a front surface field area for forming a front surface field (FSF), which is of the same conductive type as that of the semiconductor substrate 110 and has a higher doping concentration than that in the semiconductor substrate 110 .
- FSF front surface field
- a p-type dopant which is used as the first or second conductive dopant, may be selected from among group Ill elements, such as boron (B), aluminum (Al), gallium (Ga) and indium (In), and an n-type dopant may be selected from among group V elements, such as phosphorus (F), arsenic (As), bismuth (Bi) and antimony (Sb).
- group Ill elements such as boron (B), aluminum (Al), gallium (Ga) and indium (In)
- an n-type dopant may be selected from among group V elements, such as phosphorus (F), arsenic (As), bismuth (Bi) and antimony (Sb).
- group Ill elements such as boron (B), aluminum (Al), gallium (Ga) and indium (In)
- an n-type dopant may be selected from among group V elements, such as phosphorus (F), arsenic (As), bismuth
- the first conductive area 20 which is formed separately from the semiconductor substrate 110 , is disposed on the back surface of the semiconductor substrate 110
- the second conductive area 30 which configures a portion of the semiconductor substrate 110
- the first conductive area 20 is disposed on the front surface of the semiconductor substrate 110
- the absorption of light is increased in the first conductive area 20 , which may reduce the quantity of light reaching the pn junction.
- the first conductive area 20 is disposed on the back surface of the semiconductor substrate 110 .
- the embodiment of the present inventive concept is not limited thereto. An alternative embodiment related to this will be described below in detail with reference to FIG. 7 .
- the present embodiment illustrates that one of the first and second conductive areas 20 and 30 (i.e. the first conductive area 20 ) has a crystalline structure different from that of the semiconductor substrate 110 .
- the embodiment of the present inventive concept is not limited thereto. An alternative embodiment will be described later in more detail with reference to FIG. 8 .
- An insulation film may be formed throughout the first and second conductive areas 20 and 30 excluding openings 102 and 104 , which correspond to the first and second electrodes 42 and 44 .
- a first passivation film (or anti-reflection film or reflection film) 24 may be formed throughout the first conductive area 20 excluding the openings 102
- the second passivation film (or anti-reflection film) 34 may be formed throughout the second conductive area 30 excluding the openings 104 .
- the first passivation film 24 and/or the second passivation film 34 may be configured as a single film or multiple films according to desired functions.
- the first passivation film 24 disposed on the back surface of the semiconductor substrate 110 , may include an anti-reflection film or reflection film according to the configuration of the solar cell 100 , and/or may include a layer for passivation in order to prevent surface recombination, a capping layer for preventing contamination or damage to the semiconductor substrate 110 , or the like.
- the second passivation film 34 disposed on the front surface of the semiconductor substrate 110 , may include an anti-reflection film, or may be formed of an anti-reflection film. As such, the reflectance of light introduced into the front surface of the semiconductor substrate 110 may be reduced, whereby the quantity of light reaching the pn junction, formed by the base area 10 and the first conductive area 20 , may be increased. In this way, the short-circuit current of the solar cell 100 may be increased.
- the second passivation film 34 may additionally include a layer for passivation in order to prevent surface recombination, or a capping layer for preventing contamination or damage to the semiconductor substrate 110 .
- the first passivation film 24 and/or the second passivation film 34 may be formed of various materials.
- the first passivation film 24 and/or the second passivation film 34 may be a single film or multiple films having the form of a combination of two or more films selected from among the group of a silicon nitride film, a silicon nitride film containing hydrogen, a silicon oxide film, a silicon oxide nitride film, an aluminum oxide film, MgF 2 , ZnS, TiO 2 and CeO 2 .
- the embodiment of the present inventive concept is not limited thereto, and of course the first passivation film 24 and/or the second passivation film 34 may be formed of various materials.
- the first electrode 42 is disposed over (e.g. in contact with) the first conductive area 20 so as to be electrically connected to the first conductive area 20 .
- the first electrode 42 may be electrically connected to the first conductive area 20 through the opening 102 formed in the first passivation film 24 (i.e. by penetrating the first passivation film 24 ).
- the second electrode 44 is disposed over (e.g. in contact with) the second conductive area 20 so as to be electrically connected to the second conductive area 30 .
- the second electrode 44 may be electrically connected to the second conductive area 30 through the opening 104 formed in the second passivation film 34 (i.e. by penetrating the second passivation film 34 ).
- the first and second electrodes 42 and 44 may comprise various materials (more specifically, metals) and may have various shapes. The shapes of the first and second electrodes 42 and 44 will be described in detail with reference to FIG. 2 .
- first and second electrodes 42 and 44 will be described in detail with reference to FIG. 2 .
- the first and second electrodes 42 and 44 may include a plurality of finger electrodes 42 a and 44 a , which are spaced apart from one another at a constant pitch.
- FIG. 2 illustrates that the finger electrodes 42 a and 44 a are parallel to one another and are also parallel to the edge of the semiconductor substrate 110 , the embodiment of the present inventive concept is not limited thereto.
- the first and second electrodes 42 and 44 may include bus bar electrodes 42 b and 44 b , which are formed in the direction crossing the finger electrodes 42 a and 44 a so as to connect the finger electrodes 42 a and 44 a to one another.
- bus bar electrode 42 b or 44 b Only one bus bar electrode 42 b or 44 b may be provided, or a plurality of bus bar electrodes 42 b or 44 b may be arranged at a larger pitch than the pitch of the finger electrodes 42 a and 44 a as illustrated in FIG. 2 by example.
- the width of the bus bar electrodes 42 b and 44 b may be larger than the width of the finger electrodes 42 a and 44 a
- the embodiment of the present inventive concept is not limited thereto. Accordingly, the width of the bus bar electrodes 42 h and 44 b may be equal to or less than the width of the finger electrodes 42 a and 44 a.
- both the finger electrode 42 a and the bus bar electrode 42 b of the first electrode 42 may be formed so as to penetrate the first passivation film 24 . That is, the opening 102 may be formed so as to correspond to both the finger electrode 42 a and the bus bar electrode 42 b of the first electrode 42 .
- both the finger electrode 44 a and the bus bar electrode 44 b of the second electrode 44 may be formed so as to penetrate the second passivation film 34 . That is, the opening 104 may be formed so as to correspond to both the finger electrode 44 a and the bus bar electrode 44 b of the second electrode 44 .
- the embodiment of the present inventive concept is not limited thereto.
- the finger electrode 42 a of the first electrode 42 may be formed so as to penetrate the first passivation film 24 and the bus bar electrode 42 b may be formed over the first passivation film 24 .
- the opening 102 may have a shape corresponding to the shape of the finger electrode 42 a , and may not be formed in a portion at which only the bus bar electrode 42 b is located.
- the finger electrode 44 a of the second electrode 44 may be formed so as to penetrate the second passivation film 34 and the bus bar electrode 44 b may be formed over the second passivation film 34 .
- the opening 104 may have a shape corresponding to the shape of the finger electrode 44 a , and may not be formed in a portion at which only the bus bar electrode 44 b is located.
- FIG. 2 illustrates that the first electrode 42 and the second electrode 44 have the same plan shape.
- the embodiment of the present inventive concept is not limited thereto, and, for example, the width and pitch of the finger electrode 42 a and the bus bar electrode 42 b of the first electrode 42 may be different from the width and pitch of the finger electrode 44 a and the bus bar electrode 44 b of the second electrode 44 .
- the first electrode 42 and the second electrode 44 may have different plan shapes, and various other alterative embodiments are possible.
- the first and second electrodes 42 and 44 of the solar cell 100 have a given pattern so that the solar cell 100 has a bi-facial structure to allow light to be introduced into the front surface and the back surface of the semiconductor substrate 110 .
- the quantity of light for use in the solar cell 100 may be increased, which may contribute to improvement in the efficiency of the solar cell 100 .
- the embodiment of the present inventive concept is not limited thereto, and the first electrode 42 may be formed throughout the back surface of the semiconductor substrate 110 .
- Various other alternative embodiments are possible.
- the first conductive area 20 which is the dopant layer DL, may be formed within a short process time. This will be described in detail with reference to FIGS. 3 A to 3 I . That the first conductive area 20 is manufactured by the manufacturing method of the present embodiment can be appreciated from the fact that the first conductive area 20 includes the interface layer 204 as described above.
- the method of manufacturing the solar cell 100 will be described in detail with reference to FIGS. 3 A to 3 I .
- a detailed description related to the content described above will be omitted, and only content not described above will be described in detail.
- FIGS. 3 A to 3 I are sectional views illustrating a method of manufacturing a solar cell in accordance with an embodiment of the present inventive concept.
- the tunneling layer 22 is formed on the back surface of the semiconductor substrate 110 .
- the tunneling layer 22 may be formed throughout the back surface of the semiconductor substrate 110 .
- the tunneling layer 22 may be formed via, for example, thermal growth or deposition (e.g. plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or low pressure chemical vapor deposition (LPCVD)).
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- LPCVD low pressure chemical vapor deposition
- the embodiment of the present inventive concept is not limited thereto, and the tunneling layer 22 may be formed via various other methods.
- the tunneling layer 22 may be formed of a silicon oxide layer.
- FIG. 3 A illustrates that the tunneling layer 22 is formed only on the back surface of the semiconductor substrate 110
- the tunneling layer 22 may additionally be formed on the front surface and/or the side surface of the semiconductor substrate 110 according to the method of forming the tunneling layer 22 .
- the tunneling layer 22 which is formed on, for example, on the front surface of the semiconductor substrate 110 , may be removed later in a separate operation (e.g. in a texturing process illustrated in FIG. 3 D ).
- the first conductive area 20 may be formed over the tunneling layer 22 , and a texturing structure and the second conductive area 30 may be formed on the front surface of the semiconductor substrate 110 . This will be described in more detail.
- An undoped semiconductor layer 201 a is formed over the tunneling layer 22 as illustrated in FIG. 3 B
- a doped semiconductor layer 202 a is formed over the undoped semiconductor layer 201 a as illustrated in FIG. 3 C .
- a process of forming the undoped semiconductor layer 201 a and a process of forming the doped semiconductor layer 202 a may be successively performed by changing supply target gas within the same apparatus. That is, a plurality of semiconductor layers 20 a including the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a may be formed via in-situ processes.
- the semiconductor layers 20 a may be formed via, for example, thermal growth, deposition (e.g. plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or low pressure chemical vapor deposition (LPCVD) (more particularly, LPCVD)).
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- LPCVD low pressure chemical vapor deposition
- the embodiment of the present inventive concept is not limited thereto, and the semiconductor layers 20 a may be formed via various other methods.
- the process of forming the semiconductor layers 20 a including the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a is performed at a higher temperature than that of the room temperature (e.g. a temperature of 600 degrees Celsius or more).
- a higher temperature e.g. a temperature of 600 degrees Celsius or more.
- oxygen gas inside the apparatus is decomposed by the high temperature, thereby being deposited over the undoped semiconductor layer 201 a , in which state, the changed gas is supplied, thereby forming the doped semiconductor layer 202 a .
- the interface layer 204 which is an oxide layer having a relatively high concentration of oxygen, is provided between the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a.
- source gas including silicon e.g. silane (SiH 4 )
- source gas including silicon e.g. silane (SiH 4 )
- dopant gas including a first conductive dopant e.g. POCl 3 or B 2 H 6
- the gas to be used for the deposition of the doped semiconductor layer 202 a is supplied.
- the oxygen inside the apparatus is deposited over the undoped semiconductor layer 201 a , thereby forming the interface layer 204 , and then the doped semiconductor layer 202 a is formed over the interface layer 204 .
- the rate of forming the undoped semiconductor layer 201 a is greater than the rate of forming the doped semiconductor layer 202 a , which includes the first conductive dopant.
- the rate of forming the undoped semiconductor layer 201 a may be within a range from 10 nm/min to 20 nm/min, and the rate of forming the doped semiconductor layer 202 a may be within a range from 1 nm/min to 5 nm/min.
- this rate may change according to specific conditions of the deposition process, the embodiment of the present inventive concept is not limited thereto.
- FIG. 4 is a graph illustrating the concentrations of a dopant (i.e. the first conductive dopant) and oxygen, measured by secondary ion mass spectrometry (SIMS) after the semiconductor layers 20 a including the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a are formed. That is, FIG. 4 is a graph illustrating the concentrations of a dopant and oxygen measured prior to performing heat treatment.
- SIMS secondary ion mass spectrometry
- a first section S 1 in which the tunneling layer 22 is located exhibits a higher concentration of oxygen than that in an inner section S 0 , which corresponds to the inside of the semiconductor substrate 110 .
- the concentration of a dopant has a slightly higher peak than that in the undoped semiconductor layer 201 a . This is because the dopant may be condensed on the tunneling layer 22 .
- a portion adjacent to the doped semiconductor layer 202 a has a doping concentration similar to that in the doped semiconductor layer 202 a , and the doping concentration is gradually reduced with increasing distance from the doped semiconductor layer 202 a (in the present embodiment, with decreasing distance to the semiconductor substrate 110 ).
- the undoped semiconductor layer 201 a is formed via deposition without a dopant, the deposition is performed at a relatively high temperature. Therefore, the above-described doping profile is attained via the diffusion of dopant when the doped semiconductor layer 202 a is deposited.
- a third section S 3 in which the interface layer 204 is located has a portion at which the concentration of oxygen is rapidly increased to a high value.
- the concentration of oxygen in the interface layer 204 is lower than the concentration of oxygen in the tunneling layer 22 , higher than the concentration of oxygen in the doped semiconductor layer 202 a , and higher than the concentration of oxygen in the undoped semiconductor layer 201 a .
- the thickness of the interface layer 204 is less than the thickness of each of the semiconductor layers 20 a or the tunneling layer 22 .
- the concentration of oxygen is generally low, and the doping concentration is relatively high and uniform (e.g. with a difference within 30%).
- FIG. 4 illustrates that the thickness of the doped semiconductor layer 202 a is greater than the thickness of the undoped semiconductor layer 201 a .
- the resistance of the first electrode 42 may be maintained at a low level even if the first conductive dopant does not smoothly diffuse due to process errors, etc.
- the first conductive dopant included in the doped semiconductor layer 202 a may evenly diffuse throughout the undoped semiconductor layer 201 a.
- the undoped semiconductor layer 201 a may be thicker than the doped semiconductor layer 202 a .
- the process time of the process of forming the first conductive area 20 may be reduced because the undoped semiconductor layer 201 a , which is formed at a relatively high rate, is made thick and the doped semiconductor layer 202 a , which is formed at a relatively low rate, is made thin.
- the thickness of the undoped semiconductor layer 201 a and the thickness of the doped semiconductor layer 202 a may be the same as or similar to each other.
- Various other alternative embodiments are possible.
- FIGS. 3 B and 3 C illustrate that one undoped semiconductor layer 201 a is first formed, and then one doped semiconductor layer 202 a is formed so that two semiconductor layers 20 a are provided.
- the semiconductor layers 20 a include two layers, thus having a simplified configuration and being easily formed in a simplified process.
- the doped semiconductor layer 202 a having a high doping concentration, is located on a portion connected to the first electrode 42 , the resistance of the first electrode 42 may be maintained at a low level even if the first conductive dopant does not smoothly diffuse due to process errors, etc.
- the embodiment of the present inventive concept is not limited thereto. Various alternative embodiments will be described in detail with reference to FIG. 5 .
- FIG. 5 is a view illustrating examples of the semiconductor layers 20 a of the solar cell in accordance with various alternative embodiments of the present inventive concept. For clear and simplified description, FIG. 5 illustrates only the portion corresponding to the enlarged circle of FIG. 1 .
- the undoped semiconductor layer 201 a is formed.
- the interface layer 204 is formed between the doped semiconductor layer 202 a and the undoped semiconductor layer 201 a .
- the doping concentration may be high and consistent in the doped semiconductor layer 202 a formed over the tunneling layer 22 , and may be gradually reduced in the undoped semiconductor layer 201 a with increasing distance from the doped semiconductor layer 202 a .
- the concentration of oxygen in the interface layer 204 may be higher than the concentration of oxygen in each of the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a and may be lower than the concentration of oxygen in the tunneling layer 22 .
- the undoped semiconductor layer 201 a , the doped semiconductor layer 202 a , and the undoped semiconductor layer 201 a are formed in sequence over the tunneling layer 22 .
- the interface layers 204 are formed respectively between the undoped semiconductor layer 201 a adjacent to the tunneling layer 22 and the doped semiconductor layer 202 a and between the doped semiconductor layer 202 a and the undoped semiconductor layer 201 a adjacent to the first passivation film 24 .
- the doping concentration may be high and consistent in the doped semiconductor layer 202 a , may be gradually reduced in the undoped semiconductor layer 201 a adjacent to the tunneling layer 22 with increasing distance from the doped semiconductor layer 202 a and decreasing distance to the tunneling layer 22 , and may be gradually reduced in the undoped semiconductor layer 201 a adjacent to the first passivation film 24 with increasing distance from the doped semiconductor layer 202 a and decreasing distance to the first passivation film 24 .
- the concentration of oxygen in each interface layer 204 may be higher than the concentration of oxygen in each of the two undoped semiconductor layers 201 a and the doped semiconductor layer 202 a , and may be lower than the concentration of oxygen in the tunneling layer 22 .
- the doped semiconductor layer 202 a , the undoped semiconductor layer 201 a , and the doped semiconductor layer 202 a are formed in sequence over the tunneling layer 22 .
- the interface layers 204 are formed respectively between the doped semiconductor layer 202 a adjacent to the tunneling layer 22 and the undoped semiconductor layer 201 a and between the undoped semiconductor layer 201 a and the doped semiconductor layer 202 a adjacent to the first passivation film 24 .
- the doping concentration may be high and even in the two doped semiconductor layers 202 a , and may be gradually reduced in the undoped semiconductor layer 201 a located between the two doped semiconductor layers 202 a with increasing distance from the respective doped semiconductor layers 202 a . That is, the undoped semiconductor layer 201 a may have a doping profile in which the doping concentration is gradually reduced with increasing distance from the doped semiconductor layer 202 a adjacent to the tunneling layer 22 and then gradually increased with decreasing distance to the doped semiconductor layer 202 a adjacent to the first passivation film 24 .
- the concentration of oxygen in each interface layer 204 may be higher than the concentration of oxygen in each of the two doped semiconductor layers 202 a and the undoped semiconductor layer 201 a , and may be lower than the concentration of oxygen in the tunneling layer 22 .
- the number of undoped semiconductor layers 201 a may be greater than the number of doped semiconductor layers 202 a , making the total thickness of undoped semiconductor layers 201 a greater than the total thickness of doped semiconductor layers 202 a .
- the process time of the semiconductor layers 20 a may be reduced by increasing the occupation rate of the undoped semiconductor layer 201 a , which has a fast growth rate.
- the number of doped semiconductor layers 202 a may be greater than the number of undoped semiconductor layers 201 a , so that each undoped semiconductor layer 201 a is located between two doped semiconductor layers 202 a . This may allow the dopant included in the doped semiconductor layer 202 a to evenly diffuse to the undoped semiconductor layer 201 a.
- FIG. 5 illustrates that one of the doped semiconductor layer 202 a and the undoped semiconductor layer 201 a is formed into two layers and the other one is formed into a single layer.
- the embodiment of the present inventive concept is not limited thereto, and the number of the layers 201 a and 202 a are not limited so long as the doped semiconductor layer 202 a and the undoped semiconductor layer 201 a are alternately formed.
- the sum of the thicknesses of the doped semiconductor layers 202 a or the sum of the thicknesses of the undoped semiconductor layers 201 a may be within a range from 20 nm to 500 nm.
- the embodiment of the present inventive concept is not limited thereto, and the doped semiconductor layers 202 a or the undoped semiconductor layers 201 a may have different thicknesses from that described above.
- (a) to (c) of FIG. 5 illustrate that the semiconductor layers 20 a are formed only on the back surface of the semiconductor substrate 110
- the embodiment of the present inventive concept is not limited thereto.
- the semiconductor layers 20 a may additionally be formed on the front surface and/or the side surface of the semiconductor substrate 10 according to the manufacturing method thereof.
- the semiconductor layers 20 a which are formed on, for example, the front surface of the semiconductor substrate 110 and are actually not required, may be removed in a separate following operation (e.g. in a texturing process illustrated in FIG. 3 D ).
- the front surface of the semiconductor substrate 110 may be subjected to texturing so that protrusions are formed on the front surface of the semiconductor substrate 110 .
- the texturing performed on the surface of the semiconductor substrate 110 may be wet or dry texturing. Wet texturing may be performed by dipping the semiconductor substrate 110 into a texturing solution, and has the advantage of a short processing time. Dry texturing is the process of grinding the surface of the semiconductor substrate 110 using, for example, a diamond grill or laser, and may entail the disadvantages of a long processing time and the potential for damage to the semiconductor substrate 110 , although it may be advantageous in that protrusions are formed evenly.
- the texturing on the semiconductor substrate 110 may be, for example, reactive ion etching (RIE).
- RIE reactive ion etching
- the present embodiment illustrates that, after the semiconductor layers 20 a for the formation of the first conductive area 20 are formed, the front surface of the semiconductor substrate 110 is subjected to texturing, after which the second conductive area 30 is formed or another layer for the formation of the second conductive area 30 is formed.
- the embodiment of the present inventive concept is not limited thereto. Accordingly, the process sequence of texturing the front surface of the semiconductor substrate 110 may be altered in various ways.
- a doping layer 300 including a second conductive dopant is formed on the front surface of the semiconductor substrate 110 in order to form the second conductive area 30 .
- the doping layer 300 may be any of various layers including the second conductive dopant.
- the doping layer 300 may be formed of phosphorous silicate glass (PSG) or boron silicate glass (BSG).
- the doping layer 300 formed of phosphorous silicate glass (PSG) or boron silicate glass (BSG) may be easily formed.
- the embodiment of the present inventive concept is not limited as to the constituent material of the doping layer 300 .
- the first conductive area 20 is formed by diffusing the first conductive dopant in the doped semiconductor layer 202 a ( FIG. 3 E ) to the undoped semiconductor layer 201 a ( FIG. 3 E ) via heat treatment, and the second conductive area 30 is formed by diffusing the second conductive dopant in the doping layer 300 to the semiconductor substrate 110 .
- the first conductive dopant in the doped semiconductor layer 202 a diffuses to the undoped semiconductor layer 201 a via heat treatment, such that the first layer 201 and the second layer 202 , which have similar doping concentrations (e.g. doping concentrations having a difference within 30%), are formed with the interface layer 204 interposed therebetween.
- the interface layer 204 having a relatively high concentration of oxygen is maintained between the first layer 201 and the second layer 202 .
- the heat treatment process may be performed in any of various heat treatment apparatuses, and in one example, may be performed at a temperature of 900 degrees Celsius or more (e.g. a temperature within a range from 900 degrees Celsius to 1300 degrees Celsius).
- a temperature of 900 degrees Celsius or more e.g. a temperature within a range from 900 degrees Celsius to 1300 degrees Celsius.
- the embodiment of the present inventive concept is not limited as to the heat treatment apparatus, the temperature thereof, or the like.
- FIG. 6 is a graph illustrating the concentrations of a dopant (i.e. a first conductive dopant) and oxygen measured by SIMS in the first layer 201 , the second layer 202 , and the interface layer 204 interposed therebetween after heat treatment. That is, FIG. 6 is a graph illustrating the concentrations of the dopant and oxygen measured after heat treatment is performed.
- a dopant i.e. a first conductive dopant
- the concentration of oxygen is very similar before and after heat treatment is performed. Accordingly, the interface layer 204 having a relatively high concentration of oxygen is maintained in a third section S 3 , between a second section S 2 in which the first layer 201 is located and a fourth section S 4 in which the second layer 202 is located.
- the first layer 201 which is formed as the first conductive dopant diffuses to the undoped semiconductor layer 201 a after heat treatment, has a doping concentration the same as or similar to that in the second layer 202 , which corresponds to the doped semiconductor layer 202 a after heat treatment.
- the entire first conductive area 20 has a consistent doping concentration after heat treatment.
- both the first and second conductive areas 20 and 30 are subjected to heat treatment in a single process, which simplifies a heat treatment process.
- the embodiment of the present inventive concept is not limited thereto, and the first and second conductive areas 20 and 30 may be subjected to heat treatment in different processes.
- the heat treatment process of forming at least one of the first and second conductive areas 20 and 30 may be not required, and at least one of the first and second conductive areas 20 and 30 may be formed via any high-temperature process during the manufacture of the solar cell 100 .
- the present embodiment illustrates that the second conductive area 30 is formed by forming the doping layer 300 and then performing heat treatment on the doping layer 300 .
- the embodiment of the present inventive concept is not limited thereto, and the second conductive area 30 may be formed via any of various known methods. In one example, various methods, such as ion implantation, thermal diffusion using heat treatment in the state in which gas including dopant is used, and laser doping, may be applied.
- the doping layer 300 may be removed.
- the doping layer 300 may be easily removed using an etching solution (e.g. diluted hydrofluoric acid (DHF)).
- DHF diluted hydrofluoric acid
- insulation films are formed on the front surface and the back surface of the semiconductor substrate 110 . That is, the first passivation film 24 is formed on the back surface of the semiconductor substrate 110 , and the second passivation film 34 is formed on the front surface of the semiconductor substrate 110 .
- first passivation film 24 is formed throughout the back surface of the semiconductor substrate 110
- second passivation film 34 is formed throughout the front surface of the semiconductor substrate 110 .
- the first passivation film 24 and the second passivation film 34 may be formed via any of various methods, such as vacuum deposition, chemical vapor deposition, spin coating, screen printing, or spray coating.
- the sequence of forming the first passivation film 24 and the second passivation film 34 is not limited.
- the first and second electrodes 42 and 44 which are connected respectively to the first and second conductive areas 20 and 30 , are formed.
- the first and second openings 102 and 104 are formed in the first and second passivation films 24 and 34 via patterning, and thereafter are filled with the first and second electrodes 42 and 44 .
- the first and second openings 102 and 104 may be formed via any of various methods, such as laser ablation using a laser, or etching using an etching solution or etching paste.
- the first and second electrodes 42 and 44 may be formed via any of various methods, such as plating or deposition.
- first and second electrodes 42 and 44 may be applied on the first and second passivation films 24 and 34 via screen printing or the like, for example, fire-through phenomenon or laser firing contact may be used in order to form the first and second electrodes 42 and 44 having the above-described shape.
- fire-through phenomenon or laser firing contact may be used in order to form the first and second electrodes 42 and 44 having the above-described shape.
- no process of forming the first and second openings 102 and 104 is added.
- the first conductive area 20 is formed by diffusing the first conductive dopant included in the doped semiconductor layer 202 a to the undoped semiconductor layer 201 a via heat treatment.
- the first conductive area 20 may be formed within a reduced time while maintaining excellent properties, which may increase the productivity of the solar cell 100 .
- a single undoped semiconductor layer 201 a is formed in order to form the first conductive area 20 , it is necessary to perform a separate doping process later. Such a requirement for an additional process may increase the number of processes, thus causing deterioration in the productivity of the solar cell 100 .
- the process time necessary in order to form the doped semiconductor layer 202 a to a sufficient thickness may be increased due to the low deposition rate. This may deteriorate the productivity of the solar cell 100 .
- FIG. 7 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept.
- the tunneling layer 22 , the first conductive area 20 , and the first electrode 42 connected to the first conductive area 20 are disposed on the front surface of the semiconductor substrate 110
- the second conductive area 30 and the second electrode 44 connected to the second conductive area 30 are disposed on the back surface of the semiconductor substrate 110
- the first conductive area 20 may include the first layer 201 and the second layer 202 disposed with the interface layer 204 interposed therebetween
- the second conductive area 30 may be a doped area.
- FIG. 7 illustrates that both the front surface and the back surface of the semiconductor substrate 110 have no protrusions formed via texturing, the embodiment of the present inventive concept is not limited thereto. Thus, at least one of the front surface and the back surface of the semiconductor substrate 110 may have protrusions formed via texturing.
- FIG. 8 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept.
- each of the first and second conductive areas 20 and 30 may have a crystalline structure different from that of the semiconductor substrate 110 .
- another tunneling layer 32 may be provided between the second conductive area 30 and the semiconductor substrate 110 .
- a detailed description of the second conductive area 30 and the other tunneling layer 32 will be omitted because the above description related to the first conductive area 20 and the tunneling layer 22 may be applied to the second conductive area 30 and the other tunneling layer 32 .
- the other tunneling layer 32 is provided between the semiconductor substrate 110 and the second conductive area 30 , which may maximize passivation effects and ensure the smooth movement of carriers.
- the semiconductor substrate 110 includes only the base area 10 without a separate doped area.
- the difference between the highest doping concentration and the lowest doping concentration in the semiconductor substrate 110 may be 30% or less.
- the value of 30% or less is given by way of example in order to define the degree at which a doped area is not formed, and the embodiment of the present inventive concept is not limited thereto.
- the embodiment of the present inventive concept typically includes all cases in which the semiconductor substrate 110 includes no doped area.
- the open-circuit voltage may be increased because the semiconductor substrate 110 includes no doped area. This is because providing the semiconductor substrate 110 with a doped area may prevent surface recombination.
- FIG. 8 illustrates an alteration or modification based on the solar cell 100 illustrated in FIG. 1 .
- the embodiment of the present inventive concept is not limited thereto, and any alteration or modification based on the solar cell 100 illustrated in FIG. 7 falls within the scope of the embodiment of the present inventive concept.
- the embodiment of the present inventive concept is not limited thereto.
- at least one of the front surface and the back surface of the semiconductor substrate 110 may have protrusions formed via texturing.
- FIG. 9 is a sectional view illustrating a solar cell in accordance with a further embodiment of the present inventive concept.
- the solar cell 100 in accordance with the present embodiment may be of a back contact type. That is, the tunneling layer 22 may be disposed on the back surface of the semiconductor substrate 110 , and the first and second conductive areas 20 and 30 may be disposed on the same plane over the tunneling layer 22 . Because the first and second conductive areas 20 and 30 are formed over the semiconductor substrate 110 separately from the semiconductor substrate 110 , the first and second conductive areas 20 and 30 may have a crystalline structure different from that of the semiconductor substrate 110 in order to be easily formed over the semiconductor layer 110 .
- the first conductive area 20 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first conductive dopant.
- the first conductive area 20 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon).
- the second conductive area 30 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a second conductive dopant.
- the second conductive area 30 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon).
- the field area 50 may be formed over the front surface of the semiconductor substrate 110 so as to come into contact with the semiconductor substrate 110 .
- the field area 50 may have the same conductive type as that of the semiconductor substrate 110 , and may have a higher doping concentration than that in the semiconductor substrate 110 .
- the field area 50 may have a crystalline structure different from that of the semiconductor substrate 110 in order to be easily formed over the semiconductor substrate 110 .
- the field area 50 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first or second conductive dopant.
- the field area 50 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon).
- the field area 50 which is disposed on the front surface of the semiconductor substrate 110 and is not connected to the electrodes 42 and 44 , may be a dopant layer DL.
- the field area 50 which is disposed on the front surface of the semiconductor substrate 110 and is not connected to the electrodes 42 and 44 , may be a dopant layer DL.
- at least one of the first and second conductive areas 20 and 30 disposed over the back surface of the semiconductor substrate 110 may be a dopant layer DL.
- the field area 50 may include a first layer 501 , a second layer 502 , and an interface layer 504 interposed therebetween.
- the first layer 501 may be formed in contact with the semiconductor substrate 110 .
- a detailed description related to other details of the first layer 501 , the second layer 502 , and the interface layer 504 will be omitted because the above description related to the first layer 201 , the second layer 202 and the interface layer 204 may be applied to the first layer 501 , the second layer 502 , and the interface layer 504 .
- the first and second conductive areas 20 and 30 may include the first layer 201 , the second layer 202 , and the interface layer 204 interposed therebetween.
- a detailed description related to the first layer 201 , the second layer 202 , and the interface layer 204 will be omitted because the above description related to the first layer 201 , the second layer 202 and the interface layer 204 may be applied thereto.
- the first and second conductive areas 20 and 30 may be formed by forming a plurality of semiconductor layers 20 a ( FIG. 3 C ), which include at least an undoped semiconductor layer 201 a ( FIG. 3 C ), a first or second conductive-type doped semiconductor layer 202 a ( FIG.
- the semiconductor layers 20 a of a first conductive type may be formed, and thereafter a portion thereof corresponding to the second conductive area 30 may be subjected to over-doping using a second conductive dopant.
- the first and second conductive areas 20 and 30 may be formed in a simplified manufacturing process while maintaining excellent properties thereof.
- each of the field area 50 and the first and second conductive areas 20 and 30 includes the first layer 501 or 201 , the second layer 502 or 202 , and the interface layer 504 or 204 .
- the embodiment of the present inventive concept is not limited thereto, and any one of the field area 50 and the first and second conductive areas 20 and 30 may have the above-described configuration.
- a conductive area is formed by diffusing the dopant included in the doped semiconductor layer to the undoped semiconductor layer via heat treatment.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- Sustainable Development (AREA)
- Inorganic Chemistry (AREA)
- Photovoltaic Devices (AREA)
Abstract
Description
- This application is a Divisional of U.S. patent application Ser. No. 15/196,743 filed on Jun. 29, 2016, which claims priority to and the benefit of Korean Patent Application No. 10-2015-0093401 filed in the Korean Intellectual Property Office on Jun. 30, 2015, the entire content of all these applications are incorporated herein by reference into the present application.
- Embodiments of the present inventive concept relate to a solar cell and a method of manufacturing the same, and more particularly, to a solar cell, which includes a dopant layer having a crystalline structure different from that of a semiconductor substrate, and a method of manufacturing the same.
- Recently, due to depletion of existing energy resources, such as oil and coal, interest in alternative sources of energy to replace the existing energy resources is increasing. Most of all, solar cells are popular next generation cells to convert sunlight into electrical energy.
- Solar cells may be manufactured by forming various layers and electrodes based on some design. The efficiency of solar cells may be determined by the design of the various layers and electrodes. In order for solar cells to be commercialized, there is a demand for solar cells, which have the maximized efficiency and minimized manufacturing costs.
- Therefore, the embodiments of the present inventive concept have been made in view of the above problems, and it is an object of the present inventive concept to provide a solar cell having excellent efficiency and high productivity and a method of manufacturing the same.
- In accordance with one aspect of the present inventive concept, the above and other objects can be accomplished by the provision of a solar cell including a semiconductor substrate, and a dopant layer disposed over one surface of the semiconductor substrate and having a crystalline structure different from that of the semiconductor substrate, the dopant layer including a dopant. The dopant layer includes a plurality of semiconductor layers stacked one above another in a thickness direction thereof, and an interface layer interposed therebetween. The interface layer is an oxide layer having a higher concentration of oxygen than that in each of the plurality of semiconductor layers.
- The above and other objects, features and other advantages of the present inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a sectional view illustrating a solar cell in accordance with an embodiment of the present inventive concept; -
FIG. 2 is a plan view of the solar cell illustrated inFIG. 1 ; -
FIGS. 3A to 3I are sectional views illustrating a method of manufacturing a solar cell in accordance with an embodiment of the present inventive concept; -
FIG. 4 is a graph illustrating the concentrations of a dopant and oxygen measured before heat treatment is performed; -
FIG. 5 is a view illustrating examples of a plurality of semiconductor layers of a solar cell in accordance with various alternative embodiments of the present inventive concept; -
FIG. 6 is a graph illustrating the concentrations of a dopant and oxygen measured after heat treatment is performed: -
FIG. 7 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept; -
FIG. 8 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept; and -
FIG. 9 is a sectional view illustrating a solar cell in accordance with a further embodiment of the present inventive concept. - Reference will now be made in detail to the embodiments of the present inventive concept, examples of which are illustrated in the accompanying drawings. However, it will be understood that the present inventive concept should not be limited to the embodiments and may be modified in various ways.
- In the drawings, to clearly and briefly explain the embodiments of the present inventive concept, illustration of elements having no connection with the description is omitted, and the same or extremely similar elements are designated by the same reference numerals throughout the specification. In addition, in the drawings, for more clear explanation, the dimensions of elements, such as thickness, width, and the like, are exaggerated or reduced, and thus the thickness, width, and the like of the embodiments of the present inventive concept are not limited to the illustration of the drawings.
- In the entire specification, when an element is referred to as “including” another element, the element should not be understood as excluding other elements so long as there is no special conflicting description, and the element may include at least one other element. In addition, it will be understood that, when an element such as a layer, film, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. On the other hand, when an element such as a layer, film, region or substrate is referred to as being “directly on” another element, this means that there are no intervening elements therebetween.
- Hereinafter, a solar cell and a method of manufacturing the same in accordance with the embodiments of the present inventive concept will be described in detail with reference to the accompanying drawings.
-
FIG. 1 is a sectional view illustrating a solar cell in accordance with an embodiment of the present inventive concept, andFIG. 2 is a plan view of the solar cell illustrated inFIG. 1 . InFIG. 2 , illustration is focused on a semiconductor substrate and electrodes. - Referring to
FIG. 1 , the solar cell, designated byreference numeral 100, includes asemiconductor substrate 110, and a dopant layer DL including a dopant, the dopant layer DL being disposed over one surface of thesemiconductor substrate 110 and having a crystalline structure different from that of thesemiconductor substrate 110. The dopant in the dopant layer DL may be of the same conductive type as that of thesemiconductor substrate 110, and may be included at a higher doping concentration than that in thesemiconductor substrate 110, or may be of a conductive type different from that of thesemiconductor substrate 110. The dopant layer DL may configureconductive areas electrodes FIG. 9 ) that is not connected to theelectrodes conductive areas conductive area 20 of a first conductive type, and a secondconductive area 30 of a second conductive type. Theelectrodes first electrode 42 connected to the firstconductive area 20 and asecond electrode 44 connected to the secondconductive area 30. Thefield area 50 may not be provided in some embodiments. - In one example, in the present embodiment, the
solar cell 100 may include the firstconductive area 20, which is disposed over one surface of thesemiconductor substrate 110 and is of the first conductive type, and the secondconductive area 30, which is disposed over the other surface of thesemiconductor substrate 110 and is of the second conductive type, and the dopant layer DL may be the firstconductive area 20. In addition, thefield area 50 is not separately provided. This will be described below in more detail. - The
semiconductor substrate 110 may be formed of crystalline semiconductors including a single semiconductor material (e.g. group-IV elements). In one example, thesemiconductor substrate 110 may be formed of monocrystalline or polycrystalline semiconductors (e.g. monocrystalline or polycrystalline silicon). In particular, thesemiconductor substrate 110 may be formed of monocrystalline semiconductors (e.g. a monocrystalline semiconductor wafer, and more specifically, a semiconductor silicon wafer). When thesemiconductor substrate 110 is formed of monocrystalline semiconductors (e.g. monocrystalline silicon), thesolar cell 100 may achieve excellent electrical properties because thesolar cell 100 is based on thesemiconductor substrate 110 formed of monocrystalline semiconductors, which have few defects attributable to their high crystallinity. - The front surface and/or the back surface of the
semiconductor substrate 110 may be subjected to texturing so as to form protrusions thereon. In one example, the protrusions may take the form of pyramids having irregular sizes, and the outer surface of the protrusions may be configured by (111) faces of thesemiconductor substrate 110. When the protrusions are formed on, for example, the front surface of thesemiconductor substrate 110 via texturing so that the roughness of the front surface is increased, the reflectance of light introduced through, for example, the front surface of thesemiconductor substrate 110 may be reduced. Accordingly, the quantity of light, which reaches a pn junction formed by abase area 10 and the first or secondconductive area semiconductor substrate 110. In particular, because the front surface of thesemiconductor substrate 110 is provided with the protrusions and the back surface of thesemiconductor substrate 110 is subjected to mirror surface grinding, the reflection of light may be minimized on the front surface, into which a relatively large quantity of light is introduced, and the firstconductive area 20 may be stably formed on the back surface. However, the embodiment of the present inventive concept is not limited thereto. Thus, protrusions may be formed on both the front surface and the back surface of thesemiconductor substrate 110. Alternatively, no protrusions may be formed on both the front surface and the back surface of thesemiconductor substrate 110. - In the present embodiment, the
semiconductor substrate 110 includes thebase area 10 in which a first or second conductive dopant is doped at a relatively low concentration so that thebase area 10 is of the first or second conductive type. At this time, thebase area 10 of thesemiconductor substrate 110 may have a lower doping concentration, higher resistance, or lower carrier concentration than one of the first and secondconductive areas base area 10. - The first
conductive area 20 of the first conductive type may be disposed over one surface (e.g. the back surface) of thesemiconductor substrate 110. In one example, atunneling layer 22 may be formed over thesemiconductor substrate 110, and the firstconductive area 20 may be formed over thetunneling layer 22. - In one example, the
tunneling layer 22 may be formed so as to come into contact with the back surface of thesemiconductor substrate 110, which may result in a simplified configuration and improved tunneling effects. At this time, thetunneling layer 22 may be formed throughout the back surface of thesemiconductor substrate 110. Here, the expression “formed throughout the surface” includes the meaning of being physically completely formed over the entire surface as well as the meaning of being formed so as to inevitably exclude a portion of the surface. Thereby, thetunneling layer 22 may be easily formed because a separate patterning process is not required. However, the embodiment of the present inventive concept is not limited thereto. - The
tunneling layer 22 may serve as a barrier for electrons and holes, thereby preventing minority carriers from passing therethrough and allowing only majority carriers, which accumulate at a portion adjacent to thetunneling layer 22 and thus have a given amount of energy or more, to pass therethrough. At this time, the majority carriers, which have the given amount of energy or more, may easily pass through thetunneling layer 22 owing to tunneling effects. In addition, thetunneling layer 22 may serve as a diffusion barrier, which prevents the dopant of theconductive areas semiconductor substrate 110. Thetunneling layer 22 may comprise various materials to enable the tunneling of the majority carriers. In one example, thetunneling layer 22 may comprise oxides, nitrides, semiconductors, and conductive polymers. In particular, thetunneling layer 22 may be a silicon oxide layer comprising a silicon oxide. This is because the silicon oxide layer has excellent passivation and thus ensures easy tunneling of carriers. - In order to achieve sufficient tunneling effects, the thickness of the
tunneling layer 22 may be less than the thicknesses of the first andsecond passivation films conductive area tunneling layer 22 may be 2 nm or less, for example, within a range from 0.1 nm to 1.5 nm (more specifically, within a range from 0.5 nm to 1.5 nm). When the thickness of thetunneling layer 22 exceeds 2 nm, smooth tunneling does not occur, and consequently, the efficiency of thesolar cell 100 may be deteriorated. When the thickness of thetunneling layer 22 is below 0.1 nm, it may be difficult to form thetunneling layer 22 having the desired quality. Accordingly, in order to ensure that thetunneling layer 22 exerts sufficient effects or have desired or certain characteristics, the thickness of thetunneling layer 22 may be within a range from 0.1 nm to 1.5 nm (more specifically, within a range from 0.5 nm to 1.5 nm). However, the embodiment of the present inventive concept is not limited thereto, and the thickness of thetunneling layer 22 may have any of various values. - The first
conductive area 20 may include a first conductive dopant, and thus may be of the first conductive type. In one example, the firstconductive area 20 may be formed so as to come into contact with thetunneling layer 22, which may simplify the configuration of thesolar cell 100 and maximize the tunneling effects of thetunneling layer 22. However, the embodiment of the present inventive concept is not limited thereto. - The first
conductive area 20 may comprise the same semiconductor material as the semiconductor substrate 110 (more specifically, a single semiconductor material, for example, silicon). As such, the firstconductive area 20 may have properties similar to thesemiconductor substrate 110, and thus may minimize a difference in properties that may occur when the firstconductive area 20 and thesemiconductor substrate 110 comprise different semiconductor materials. However, because the firstconductive area 20 is formed over thesemiconductor substrate 110 separately from thesemiconductor substrate 110, the firstconductive area 20 may have a crystalline structure different from that of thesemiconductor substrate 110, in order to be easily formed over thesemiconductor substrate 110. - For example, the first
conductive area 20 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first conductive dopant. In particular, the firstconductive area 20 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon). As such, the firstconductive area 20 may have excellent electrical conductivity, thus ensuring the smooth movement of carriers, and may cause the tunneling of carriers to occur efficiently in thetunneling layer 22, which is formed of, for example, an oxide. In particular, because polycrystalline semiconductors have a low deposition rate, the effect of increasing the rate of deposition of the firstconductive area 20 or the dopant layer DL may be magnified. - In the present embodiment, the first
conductive area 20, which is the dopant layer DL, includes a plurality ofsemiconductor layers semiconductor substrate 110 with aninterface layer 204 interposed therebetween. In one example, the present embodiment illustrates that the firstconductive area 20 includes asingle interface layer 204, and afirst layer 201 and asecond layer 202 disposed with theinterface layer 204 interposed therebetween. The following description related to thefirst layer 201 or thesecond layer 202 may be applied to the semiconductor layers 201 and 202. Theinterface layer 204 may have a different material or composition from that of thefirst layer 201 and thesecond layer 202, thus being distinguished from thefirst layer 201 and thesecond layer 202. In the present embodiment, theinterface layer 204 may be configured as an oxide layer, which has a higher oxygen concentration than that in thefirst layer 201 and thesecond layer 202. - More specifically, each of the
first layer 201 and thesecond layer 202 may be formed of a semiconductor material doped with a first conductive dopant, and theinterface layer 204 may be a semiconductor oxide layer formed via combination of a semiconductor material and oxygen (e.g. a silicon oxide layer when the semiconductor material is silicon). - The
interface layer 204 may be configured as a surface, which is orthogonal to the thickness direction of thesemiconductor substrate 110, and may be formed so as to come into contact with the semiconductor layers 201 and 202 adjacent thereto (i.e. in the present embodiment, thefirst layer 201 and the second layer 202). More specifically, one surface of theinterface layer 204 may wholly come into contact with thefirst layer 201, and the other surface of theinterface layer 204 may wholly come into contact with thesecond layer 202. In the present embodiment, after the semiconductor layers 201 and 202 are formed using different process conditions so as to have different properties (in particular, different doping concentrations), the semiconductor layers 201 and 202 are subjected to heat treatment so as to form the firstconductive area 20. In one example, one or one group of the semiconductor layers 201 and 202 may be formed so as to include a first conductive dopant and the other one or the other group may be formed so as not to include the first conductive dopant, and then the first conductive dopant may wholly diffuse in a heat treatment process, whereby the firstconductive area 20 may be formed. At this time, a thin native oxide layer is formed to configure theinterface layer 204 between the semiconductor layers 201 and 202 because process conditions, properties and the like change when the semiconductor layers 201 and 202 are formed. A detailed manufacturing process will be described later in detail with reference toFIGS. 3A to 3I . - The concentration of oxygen in the
interface layer 204 may be higher than the concentration of oxygen in each of thefirst layer 201 and thesecond layer 202, and may be lower than the concentration of oxygen in thetunneling layer 22. This is because theinterface layer 204 is a native layer generated inartificially or naturally in the manufacturing process, and thetunneling layer 22 is an artificial layer formed by injecting oxygen. - In one example, the concentration of oxygen in the
interface layer 204 may be at least 1.5 times the concentration of oxygen in each of thefirst layer 201 and thesecond layer 202. This is because theinterface layer 204 may require a concentration of oxygen of at least 1.5 times that in each of thefirst layer 201 and thesecond layer 202 in order to be detected as an oxide layer, which has a different constituent material or composition from that of thefirst layer 201 and thesecond layer 202 and thus is distinguished from thefirst layer 201 and thesecond layer 202. More specifically, the concentration of oxygen in theinterface layer 204 may be within a range from 2 times to 10 times the concentration of oxygen in each of thefirst layer 201 and thesecond layer 202. In addition, because the concentration of oxygen in thetunneling layer 22 may be approximately 100 times the concentration of oxygen in each of thefirst layer 201 and thesecond layer 202, the concentration of oxygen in thetunneling layer 22 may be within a range from 10 times to 50 times the concentration of oxygen in theinterface layer 204. The concentration of oxygen is limited to the range that may appear in thetunneling layer 22, which is formed in the deposition process for forming the oxide layer, and theinterface layer 204, which is a native oxide layer. However, the embodiment of the present inventive concept is not limited thereto, and the concentration of oxygen in theinterface layer 204 may change according to, for example, process conditions in the process of manufacturing the firstconductive area 20, which is the dopant layer DL, the constituent materials of thetunneling layer 22, and process conditions in the process of manufacturing thetunneling layer 22. - The thickness of the
interface layer 204 may be less than the thickness of each of thefirst layer 201 and thesecond layer 202, and may be equal to or less than the thickness of thetunneling layer 22. This is because theinterface layer 204 is a native layer (or a naturally generated) generated in the manufacturing process, and thefirst layer 201, thesecond layer 202, and thetunneling layer 22 are layers artificially formed so as to have appropriate thicknesses. - In particular, the thickness of the
interface layer 204 may be less than the thickness of thetunneling layer 22. This is because thetunneling layer 22 is thin, but is artificially grown, whereas theinterface layer 204 is a native layer. In one example, the ratio of the thickness of thetunneling layer 22 to the thickness of theinterface layer 204 may be within a range from 1:0.1 to 1:0.8 (e.g. within a range from 1:0.3 to 1:0.6). This thickness range may ensure that theinterface layer 204 causes no great deterioration in the properties of the firstconductive area 20. - In one example, the thickness of the
interface layer 204 may be 2 nm or less (more specifically, 1 nm or less, for example, within a range from 0.2 nm to 1 nm). This thickness may be realized in a native oxide layer. In addition, the thickness of thefirst layer 201 or thesecond layer 202 may be within a range from 20 nm to 500 nm. When the thickness of thefirst layer 201 or thesecond layer 202 is below 20 nm, the process time for forming the firstconductive area 20 may be increased and the forming process may be complicated because it is difficult to impart the firstconductive area 20 with sufficient thickness, or it is necessary to increase the number of the semiconductor layers 201 and 202. When the thickness of thefirst layer 201 or thesecond layer 202 exceeds 500 nm, the thickness of the firstconductive area 20 is excessively increased, and consequently, the process time may be increased and the process may be complicated. However, the embodiment of the present inventive concept is not limited thereto, and the thickness of theinterface layer 204, the thicknesses of thefirst layer 201 and thesecond layer 202, and the like may have various values. -
FIG. 1 illustrates that thefirst layer 201 and thesecond layer 202 have the same thickness or similar thicknesses (e.g. thicknesses having a difference within 10%). As such, theinterface layer 204 may be spaced apart from the surface of the firstconductive area 20 by a distance within a range from 40% to 60% of the total thickness of the firstconductive area 20. Thereby, in the manufacturing process, the first conductive dopant, which is included in any one semiconductor layer among the semiconductor layers 201 and 202, may effectively diffuse to the other semiconductor layer, which includes no first conductive dopant. - In another example, the difference between the thicknesses of the
first layer 201 and thesecond layer 202 may be 10% or more. This is because a specific semiconductor layer may be formed so as to be thick or thin in consideration of the process time, the uniform diffusion of the first conductive dopant, and the like. This will be described in more detail with regard to the method of manufacturing the solar cell. - In the present embodiment, the
interface layer 204 may notify that the firstconductive area 20, which is the dopant layer DL, has been manufactured by a simplified manufacturing process. In addition, when theinterface layer 204 is present in the firstconductive area 20, which is configured as an oxide layer, theinterface layer 204 may serve as a barrier for preventing an excessively great quantity of the first conductive dopant from diffusing. Thereby, it is possible to prevent the first conductive dopant from passing through thetunneling layer 22, thereby diffusing to thesemiconductor substrate 110. In particular, when thetunneling layer 22 is made thin in order to increase the probability of tunneling, the first conductive dopant may diffuse to the inside of thesemiconductor substrate 110, which is problematic. This problem may be prevented when theinterface layer 204 is provided inside the firstconductive area 20 so as to prevent the first conductive dopant from diffusing too far. - The present embodiment illustrates that the first
conductive area 20, which is the dopant layer DL, includes oneinterface layer 204 and twosemiconductor layers 201 and 202 (i.e. thefirst layer 201 and the second layer 202) coming into contact with both surfaces of theinterface layer 204. As such, the firstconductive area 20 may be formed so as to have a simplified structure. However, the embodiment of the present inventive concept is not limited thereto. Thus, in an alternative embodiment, the firstconductive area 20 may include a plurality of interface layers 204 (i.e. two or more interface layers 204), and three ormore semiconductor layers respective interface layers 204 interposed therebetween. This will be described later in detail with reference toFIG. 5 . - In the present embodiment, the first
conductive area 20 is formed separately from thesemiconductor substrate 110, which may reduce defects or deterioration in open-circuit voltage caused when a doped area is formed inside thesemiconductor substrate 110. Thereby, the open-circuit voltage of thesolar cell 100 may be increased. - The second
conductive area 30, which is of the second conductive type, may be disposed on the other surface (e.g. the front surface) of thesemiconductor substrate 110. In one example, in the present embodiment, the secondconductive area 30 may be configured as a doped area, which is formed by doping a portion of thesemiconductor substrate 110 with a second conductive dopant. As such, thebase area 10 and the secondconductive area 30 may have the same crystalline structure and may comprise the same semiconductor material as thesemiconductor substrate 110, but may be of different conductive types or may have different doping concentrations from each other. Specifically, when thebase area 10 is of the first conductive type, thebase area 10 and the secondconductive area 30 are of different conductive types. When thebase area 10 is of the second conductive type, the doping concentration in the secondconductive area 30 is higher than the doping concentration in thebase area 10. - When the
base area 10 is of the first conductive type, the firstconductive area 20 of the first conductive type configures a back surface field area for forming a back surface field (BSF), which is of the same conductive type as that of thesemiconductor substrate 110 and has a higher doping concentration than that in thesemiconductor substrate 110, and the secondconductive area 30 configures an emitter area, which is of a conductive type different from that of thebase area 10, thus forming a pn junction with thebase area 10. As such, the secondconductive area 30, which configures the emitter area, is disposed on the front surface of thesemiconductor substrate 110, which may minimize an optical path of light reaching the pn junction. - However, the embodiment of the present inventive concept is not limited thereto. In another example, when the
base area 10 is of the second conductive type, the firstconductive area 20 configures an emitter area, and the secondconductive area 30 configures a front surface field area for forming a front surface field (FSF), which is of the same conductive type as that of thesemiconductor substrate 110 and has a higher doping concentration than that in thesemiconductor substrate 110. - A p-type dopant, which is used as the first or second conductive dopant, may be selected from among group Ill elements, such as boron (B), aluminum (Al), gallium (Ga) and indium (In), and an n-type dopant may be selected from among group V elements, such as phosphorus (F), arsenic (As), bismuth (Bi) and antimony (Sb). However, the embodiment of the present inventive concept is not limited thereto, and any of various dopants may be used as the first or second dopant.
- Here, in the present embodiment, the first
conductive area 20, which is formed separately from thesemiconductor substrate 110, is disposed on the back surface of thesemiconductor substrate 110, and the secondconductive area 30, which configures a portion of thesemiconductor substrate 110, is disposed on the front surface of thesemiconductor substrate 110. When the firstconductive area 20, which has a crystalline structure different from that of thesemiconductor substrate 110, is disposed on the front surface of thesemiconductor substrate 110, the absorption of light is increased in the firstconductive area 20, which may reduce the quantity of light reaching the pn junction. For this reason, the firstconductive area 20 is disposed on the back surface of thesemiconductor substrate 110. However, the embodiment of the present inventive concept is not limited thereto. An alternative embodiment related to this will be described below in detail with reference toFIG. 7 . - In addition, the present embodiment illustrates that one of the first and second
conductive areas 20 and 30 (i.e. the first conductive area 20) has a crystalline structure different from that of thesemiconductor substrate 110. However, the embodiment of the present inventive concept is not limited thereto. An alternative embodiment will be described later in more detail with reference toFIG. 8 . - An insulation film may be formed throughout the first and second
conductive areas openings second electrodes conductive area 20 excluding theopenings 102, and the second passivation film (or anti-reflection film) 34 may be formed throughout the secondconductive area 30 excluding theopenings 104. - The
first passivation film 24 and/or thesecond passivation film 34 may be configured as a single film or multiple films according to desired functions. - The
first passivation film 24, disposed on the back surface of thesemiconductor substrate 110, may include an anti-reflection film or reflection film according to the configuration of thesolar cell 100, and/or may include a layer for passivation in order to prevent surface recombination, a capping layer for preventing contamination or damage to thesemiconductor substrate 110, or the like. - In one example, the
second passivation film 34, disposed on the front surface of thesemiconductor substrate 110, may include an anti-reflection film, or may be formed of an anti-reflection film. As such, the reflectance of light introduced into the front surface of thesemiconductor substrate 110 may be reduced, whereby the quantity of light reaching the pn junction, formed by thebase area 10 and the firstconductive area 20, may be increased. In this way, the short-circuit current of thesolar cell 100 may be increased. In addition, thesecond passivation film 34 may additionally include a layer for passivation in order to prevent surface recombination, or a capping layer for preventing contamination or damage to thesemiconductor substrate 110. - The
first passivation film 24 and/or thesecond passivation film 34 may be formed of various materials. In one example, thefirst passivation film 24 and/or thesecond passivation film 34 may be a single film or multiple films having the form of a combination of two or more films selected from among the group of a silicon nitride film, a silicon nitride film containing hydrogen, a silicon oxide film, a silicon oxide nitride film, an aluminum oxide film, MgF2, ZnS, TiO2 and CeO2. However, the embodiment of the present inventive concept is not limited thereto, and of course thefirst passivation film 24 and/or thesecond passivation film 34 may be formed of various materials. - The
first electrode 42 is disposed over (e.g. in contact with) the firstconductive area 20 so as to be electrically connected to the firstconductive area 20. Thefirst electrode 42 may be electrically connected to the firstconductive area 20 through theopening 102 formed in the first passivation film 24 (i.e. by penetrating the first passivation film 24). Similarly, thesecond electrode 44 is disposed over (e.g. in contact with) the secondconductive area 20 so as to be electrically connected to the secondconductive area 30. Thesecond electrode 44 may be electrically connected to the secondconductive area 30 through theopening 104 formed in the second passivation film 34 (i.e. by penetrating the second passivation film 34). The first andsecond electrodes second electrodes FIG. 2 . - The plan shape of the first and
second electrodes FIG. 2 . - Referring to
FIG. 2 , the first andsecond electrodes finger electrodes FIG. 2 illustrates that thefinger electrodes semiconductor substrate 110, the embodiment of the present inventive concept is not limited thereto. In addition, the first andsecond electrodes bus bar electrodes 42 b and 44 b, which are formed in the direction crossing thefinger electrodes finger electrodes bus bar electrode 42 b or 44 b may be provided, or a plurality ofbus bar electrodes 42 b or 44 b may be arranged at a larger pitch than the pitch of thefinger electrodes FIG. 2 by example. At this time, although the width of thebus bar electrodes 42 b and 44 b may be larger than the width of thefinger electrodes finger electrodes - When viewing the cross section, both the
finger electrode 42 a and thebus bar electrode 42 b of thefirst electrode 42 may be formed so as to penetrate thefirst passivation film 24. That is, theopening 102 may be formed so as to correspond to both thefinger electrode 42 a and thebus bar electrode 42 b of thefirst electrode 42. In addition, both thefinger electrode 44 a and the bus bar electrode 44 b of thesecond electrode 44 may be formed so as to penetrate thesecond passivation film 34. That is, theopening 104 may be formed so as to correspond to both thefinger electrode 44 a and the bus bar electrode 44 b of thesecond electrode 44. However, the embodiment of the present inventive concept is not limited thereto. In another example, thefinger electrode 42 a of thefirst electrode 42 may be formed so as to penetrate thefirst passivation film 24 and thebus bar electrode 42 b may be formed over thefirst passivation film 24. In this case, theopening 102 may have a shape corresponding to the shape of thefinger electrode 42 a, and may not be formed in a portion at which only thebus bar electrode 42 b is located. In addition, thefinger electrode 44 a of thesecond electrode 44 may be formed so as to penetrate thesecond passivation film 34 and the bus bar electrode 44 b may be formed over thesecond passivation film 34. In this case, theopening 104 may have a shape corresponding to the shape of thefinger electrode 44 a, and may not be formed in a portion at which only the bus bar electrode 44 b is located. -
FIG. 2 illustrates that thefirst electrode 42 and thesecond electrode 44 have the same plan shape. However, the embodiment of the present inventive concept is not limited thereto, and, for example, the width and pitch of thefinger electrode 42 a and thebus bar electrode 42 b of thefirst electrode 42 may be different from the width and pitch of thefinger electrode 44 a and the bus bar electrode 44 b of thesecond electrode 44. In addition, thefirst electrode 42 and thesecond electrode 44 may have different plan shapes, and various other alterative embodiments are possible. - In the present embodiment, as described above, the first and
second electrodes solar cell 100 have a given pattern so that thesolar cell 100 has a bi-facial structure to allow light to be introduced into the front surface and the back surface of thesemiconductor substrate 110. As such, the quantity of light for use in thesolar cell 100 may be increased, which may contribute to improvement in the efficiency of thesolar cell 100. However, the embodiment of the present inventive concept is not limited thereto, and thefirst electrode 42 may be formed throughout the back surface of thesemiconductor substrate 110. Various other alternative embodiments are possible. - In the method of manufacturing the
solar cell 100 in accordance with the present embodiment, the firstconductive area 20, which is the dopant layer DL, may be formed within a short process time. This will be described in detail with reference toFIGS. 3A to 3I . That the firstconductive area 20 is manufactured by the manufacturing method of the present embodiment can be appreciated from the fact that the firstconductive area 20 includes theinterface layer 204 as described above. - The method of manufacturing the
solar cell 100 will be described in detail with reference toFIGS. 3A to 3I . A detailed description related to the content described above will be omitted, and only content not described above will be described in detail. -
FIGS. 3A to 3I are sectional views illustrating a method of manufacturing a solar cell in accordance with an embodiment of the present inventive concept. - First, as illustrated in
FIG. 3A , thetunneling layer 22 is formed on the back surface of thesemiconductor substrate 110. Thetunneling layer 22 may be formed throughout the back surface of thesemiconductor substrate 110. - Here, the
tunneling layer 22 may be formed via, for example, thermal growth or deposition (e.g. plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or low pressure chemical vapor deposition (LPCVD)). However, the embodiment of the present inventive concept is not limited thereto, and thetunneling layer 22 may be formed via various other methods. In one example, thetunneling layer 22 may be formed of a silicon oxide layer. - Although
FIG. 3A illustrates that thetunneling layer 22 is formed only on the back surface of thesemiconductor substrate 110, the embodiment of the present inventive concept is not limited thereto. Thetunneling layer 22 may additionally be formed on the front surface and/or the side surface of thesemiconductor substrate 110 according to the method of forming thetunneling layer 22. Thetunneling layer 22, which is formed on, for example, on the front surface of thesemiconductor substrate 110, may be removed later in a separate operation (e.g. in a texturing process illustrated inFIG. 3D ). - Subsequently, as illustrated in
FIGS. 3B to 3G , the firstconductive area 20 may be formed over thetunneling layer 22, and a texturing structure and the secondconductive area 30 may be formed on the front surface of thesemiconductor substrate 110. This will be described in more detail. - An
undoped semiconductor layer 201 a is formed over thetunneling layer 22 as illustrated inFIG. 3B , and adoped semiconductor layer 202 a is formed over theundoped semiconductor layer 201 a as illustrated inFIG. 3C . A process of forming theundoped semiconductor layer 201 a and a process of forming the dopedsemiconductor layer 202 a may be successively performed by changing supply target gas within the same apparatus. That is, a plurality of semiconductor layers 20 a including theundoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a may be formed via in-situ processes. - Here, the semiconductor layers 20 a may be formed via, for example, thermal growth, deposition (e.g. plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or low pressure chemical vapor deposition (LPCVD) (more particularly, LPCVD)). However, the embodiment of the present inventive concept is not limited thereto, and the semiconductor layers 20 a may be formed via various other methods.
- The process of forming the semiconductor layers 20 a including the
undoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a (e.g. deposition) is performed at a higher temperature than that of the room temperature (e.g. a temperature of 600 degrees Celsius or more). As such, when changing the gas that is supplied in order to form the dopedsemiconductor layer 202 a after theundoped semiconductor layer 201 a is formed, oxygen gas inside the apparatus is decomposed by the high temperature, thereby being deposited over theundoped semiconductor layer 201 a, in which state, the changed gas is supplied, thereby forming the dopedsemiconductor layer 202 a. Thereby, theinterface layer 204, which is an oxide layer having a relatively high concentration of oxygen, is provided between theundoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a. - For example, when the
undoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a are formed via deposition, source gas including silicon (e.g. silane (SiH4)) may be supplied when depositing theundoped semiconductor layer 201 a, and source gas including silicon (e.g. silane (SiH4)) and dopant gas including a first conductive dopant (e.g. POCl3 or B2H6) may be supplied when depositing the dopedsemiconductor layer 202 a. Generally, after gas, used for the deposition of theundoped semiconductor layer 201 a, is discharged to the outside by, for example, purging, the gas to be used for the deposition of the dopedsemiconductor layer 202 a is supplied. At this time, because oxygen, which is naturally introduced from the outside when a door of the apparatus is initially opened in order to introduce thesemiconductor substrate 110 or upon purging, is present inside the apparatus, the oxygen inside the apparatus is deposited over theundoped semiconductor layer 201 a, thereby forming theinterface layer 204, and then the dopedsemiconductor layer 202 a is formed over theinterface layer 204. - At this time, the rate of forming the
undoped semiconductor layer 201 a, which includes no first conductive dopant, is greater than the rate of forming the dopedsemiconductor layer 202 a, which includes the first conductive dopant. In one example, the rate of forming theundoped semiconductor layer 201 a may be within a range from 10 nm/min to 20 nm/min, and the rate of forming the dopedsemiconductor layer 202 a may be within a range from 1 nm/min to 5 nm/min. However, because this rate may change according to specific conditions of the deposition process, the embodiment of the present inventive concept is not limited thereto. - The
undoped semiconductor layer 201 a, the dopedsemiconductor layer 202 a, and theinterface layer 204 will be described in more detail with reference toFIG. 4 .FIG. 4 is a graph illustrating the concentrations of a dopant (i.e. the first conductive dopant) and oxygen, measured by secondary ion mass spectrometry (SIMS) after the semiconductor layers 20 a including theundoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a are formed. That is,FIG. 4 is a graph illustrating the concentrations of a dopant and oxygen measured prior to performing heat treatment. - Referring to
FIG. 4 , it can be appreciated that a first section S1 in which thetunneling layer 22 is located exhibits a higher concentration of oxygen than that in an inner section S0, which corresponds to the inside of thesemiconductor substrate 110. In the first section S1, the concentration of a dopant has a slightly higher peak than that in theundoped semiconductor layer 201 a. This is because the dopant may be condensed on thetunneling layer 22. - In a second section S2 in which the
undoped semiconductor layer 201 a is located, a portion adjacent to the dopedsemiconductor layer 202 a has a doping concentration similar to that in the dopedsemiconductor layer 202 a, and the doping concentration is gradually reduced with increasing distance from the dopedsemiconductor layer 202 a (in the present embodiment, with decreasing distance to the semiconductor substrate 110). Although theundoped semiconductor layer 201 a is formed via deposition without a dopant, the deposition is performed at a relatively high temperature. Therefore, the above-described doping profile is attained via the diffusion of dopant when the dopedsemiconductor layer 202 a is deposited. - It can be appreciated that a third section S3 in which the
interface layer 204 is located has a portion at which the concentration of oxygen is rapidly increased to a high value. Referring toFIG. 4 , it can be appreciated that the concentration of oxygen in theinterface layer 204 is lower than the concentration of oxygen in thetunneling layer 22, higher than the concentration of oxygen in the dopedsemiconductor layer 202 a, and higher than the concentration of oxygen in theundoped semiconductor layer 201 a. In addition, it can be appreciated that the thickness of theinterface layer 204 is less than the thickness of each of the semiconductor layers 20 a or thetunneling layer 22. - In a fourth section S4 in which the doped
semiconductor layer 202 a is located, the concentration of oxygen is generally low, and the doping concentration is relatively high and uniform (e.g. with a difference within 30%). -
FIG. 4 illustrates that the thickness of the dopedsemiconductor layer 202 a is greater than the thickness of theundoped semiconductor layer 201 a. As such, by positioning the dopedsemiconductor layer 202 a, having a high doping concentration, on a portion connected to thefirst electrode 42, the resistance of thefirst electrode 42 may be maintained at a low level even if the first conductive dopant does not smoothly diffuse due to process errors, etc. In addition, the first conductive dopant included in the dopedsemiconductor layer 202 a may evenly diffuse throughout theundoped semiconductor layer 201 a. - In another example, the
undoped semiconductor layer 201 a may be thicker than the dopedsemiconductor layer 202 a. As such, the process time of the process of forming the firstconductive area 20 may be reduced because theundoped semiconductor layer 201 a, which is formed at a relatively high rate, is made thick and the dopedsemiconductor layer 202 a, which is formed at a relatively low rate, is made thin. - Alternatively, as described above, the thickness of the
undoped semiconductor layer 201 a and the thickness of the dopedsemiconductor layer 202 a may be the same as or similar to each other. Various other alternative embodiments are possible. -
FIGS. 3B and 3C illustrate that oneundoped semiconductor layer 201 a is first formed, and then onedoped semiconductor layer 202 a is formed so that twosemiconductor layers 20 a are provided. As such, the semiconductor layers 20 a include two layers, thus having a simplified configuration and being easily formed in a simplified process. In addition, because the dopedsemiconductor layer 202 a, having a high doping concentration, is located on a portion connected to thefirst electrode 42, the resistance of thefirst electrode 42 may be maintained at a low level even if the first conductive dopant does not smoothly diffuse due to process errors, etc. However, the embodiment of the present inventive concept is not limited thereto. Various alternative embodiments will be described in detail with reference toFIG. 5 . -
FIG. 5 is a view illustrating examples of the semiconductor layers 20 a of the solar cell in accordance with various alternative embodiments of the present inventive concept. For clear and simplified description,FIG. 5 illustrates only the portion corresponding to the enlarged circle ofFIG. 1 . - Referring to (a) of
FIG. 5 , in one alternative embodiment, after the dopedsemiconductor layer 202 a is first formed over thetunneling layer 22, theundoped semiconductor layer 201 a is formed. At this time, theinterface layer 204 is formed between thedoped semiconductor layer 202 a and theundoped semiconductor layer 201 a. The doping concentration may be high and consistent in the dopedsemiconductor layer 202 a formed over thetunneling layer 22, and may be gradually reduced in theundoped semiconductor layer 201 a with increasing distance from the dopedsemiconductor layer 202 a. In addition, the concentration of oxygen in theinterface layer 204 may be higher than the concentration of oxygen in each of theundoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a and may be lower than the concentration of oxygen in thetunneling layer 22. - Referring to (b) of
FIG. 5 , in another alternative embodiment, theundoped semiconductor layer 201 a, the dopedsemiconductor layer 202 a, and theundoped semiconductor layer 201 a are formed in sequence over thetunneling layer 22. At this time, the interface layers 204 are formed respectively between theundoped semiconductor layer 201 a adjacent to thetunneling layer 22 and the dopedsemiconductor layer 202 a and between thedoped semiconductor layer 202 a and theundoped semiconductor layer 201 a adjacent to thefirst passivation film 24. The doping concentration may be high and consistent in the dopedsemiconductor layer 202 a, may be gradually reduced in theundoped semiconductor layer 201 a adjacent to thetunneling layer 22 with increasing distance from the dopedsemiconductor layer 202 a and decreasing distance to thetunneling layer 22, and may be gradually reduced in theundoped semiconductor layer 201 a adjacent to thefirst passivation film 24 with increasing distance from the dopedsemiconductor layer 202 a and decreasing distance to thefirst passivation film 24. In addition, the concentration of oxygen in eachinterface layer 204 may be higher than the concentration of oxygen in each of the two undoped semiconductor layers 201 a and the dopedsemiconductor layer 202 a, and may be lower than the concentration of oxygen in thetunneling layer 22. - Referring to (c) of
FIG. 5 , in a further alternative embodiment, the dopedsemiconductor layer 202 a, theundoped semiconductor layer 201 a, and the dopedsemiconductor layer 202 a are formed in sequence over thetunneling layer 22. At this time, the interface layers 204 are formed respectively between thedoped semiconductor layer 202 a adjacent to thetunneling layer 22 and theundoped semiconductor layer 201 a and between theundoped semiconductor layer 201 a and the dopedsemiconductor layer 202 a adjacent to thefirst passivation film 24. The doping concentration may be high and even in the two doped semiconductor layers 202 a, and may be gradually reduced in theundoped semiconductor layer 201 a located between the two doped semiconductor layers 202 a with increasing distance from the respective doped semiconductor layers 202 a. That is, theundoped semiconductor layer 201 a may have a doping profile in which the doping concentration is gradually reduced with increasing distance from the dopedsemiconductor layer 202 a adjacent to thetunneling layer 22 and then gradually increased with decreasing distance to the dopedsemiconductor layer 202 a adjacent to thefirst passivation film 24. In addition, the concentration of oxygen in eachinterface layer 204 may be higher than the concentration of oxygen in each of the two doped semiconductor layers 202 a and theundoped semiconductor layer 201 a, and may be lower than the concentration of oxygen in thetunneling layer 22. - In accordance with the present alternative embodiment, the number of undoped semiconductor layers 201 a may be greater than the number of doped semiconductor layers 202 a, making the total thickness of undoped semiconductor layers 201 a greater than the total thickness of doped semiconductor layers 202 a. Thus, the process time of the semiconductor layers 20 a may be reduced by increasing the occupation rate of the
undoped semiconductor layer 201 a, which has a fast growth rate. In addition, the number of doped semiconductor layers 202 a may be greater than the number of undoped semiconductor layers 201 a, so that eachundoped semiconductor layer 201 a is located between two doped semiconductor layers 202 a. This may allow the dopant included in the dopedsemiconductor layer 202 a to evenly diffuse to theundoped semiconductor layer 201 a. - In
FIG. 5 , (b) and (c) illustrate that one of the dopedsemiconductor layer 202 a and theundoped semiconductor layer 201 a is formed into two layers and the other one is formed into a single layer. However, the embodiment of the present inventive concept is not limited thereto, and the number of thelayers semiconductor layer 202 a and theundoped semiconductor layer 201 a are alternately formed. - In the case where at least one of the doped
semiconductor layer 202 a and theundoped semiconductor layer 201 a is provided in a plural number as described above, the sum of the thicknesses of the doped semiconductor layers 202 a or the sum of the thicknesses of the undoped semiconductor layers 201 a may be within a range from 20 nm to 500 nm. However, the embodiment of the present inventive concept is not limited thereto, and the doped semiconductor layers 202 a or the undoped semiconductor layers 201 a may have different thicknesses from that described above. - In addition, although (a) to (c) of
FIG. 5 illustrate that the semiconductor layers 20 a are formed only on the back surface of thesemiconductor substrate 110, the embodiment of the present inventive concept is not limited thereto. The semiconductor layers 20 a may additionally be formed on the front surface and/or the side surface of thesemiconductor substrate 10 according to the manufacturing method thereof. The semiconductor layers 20 a, which are formed on, for example, the front surface of thesemiconductor substrate 110 and are actually not required, may be removed in a separate following operation (e.g. in a texturing process illustrated inFIG. 3D ). - Subsequently, as illustrated in
FIG. 3D , the front surface of thesemiconductor substrate 110 may be subjected to texturing so that protrusions are formed on the front surface of thesemiconductor substrate 110. The texturing performed on the surface of thesemiconductor substrate 110 may be wet or dry texturing. Wet texturing may be performed by dipping thesemiconductor substrate 110 into a texturing solution, and has the advantage of a short processing time. Dry texturing is the process of grinding the surface of thesemiconductor substrate 110 using, for example, a diamond grill or laser, and may entail the disadvantages of a long processing time and the potential for damage to thesemiconductor substrate 110, although it may be advantageous in that protrusions are formed evenly. In addition, the texturing on thesemiconductor substrate 110 may be, for example, reactive ion etching (RIE). As such, in the embodiment of the present inventive concept, thesemiconductor substrate 110 may be subjected to texturing via various methods. - The present embodiment illustrates that, after the semiconductor layers 20 a for the formation of the first
conductive area 20 are formed, the front surface of thesemiconductor substrate 110 is subjected to texturing, after which the secondconductive area 30 is formed or another layer for the formation of the secondconductive area 30 is formed. However, the embodiment of the present inventive concept is not limited thereto. Accordingly, the process sequence of texturing the front surface of thesemiconductor substrate 110 may be altered in various ways. - Subsequently, as illustrated in
FIG. 3E , adoping layer 300 including a second conductive dopant is formed on the front surface of thesemiconductor substrate 110 in order to form the secondconductive area 30. Thedoping layer 300 may be any of various layers including the second conductive dopant. In one example, thedoping layer 300 may be formed of phosphorous silicate glass (PSG) or boron silicate glass (BSG). Thedoping layer 300 formed of phosphorous silicate glass (PSG) or boron silicate glass (BSG) may be easily formed. However, the embodiment of the present inventive concept is not limited as to the constituent material of thedoping layer 300. - Subsequently, as illustrated in
FIG. 3F , the firstconductive area 20 is formed by diffusing the first conductive dopant in the dopedsemiconductor layer 202 a (FIG. 3E ) to theundoped semiconductor layer 201 a (FIG. 3E ) via heat treatment, and the secondconductive area 30 is formed by diffusing the second conductive dopant in thedoping layer 300 to thesemiconductor substrate 110. - More specifically, the first conductive dopant in the doped
semiconductor layer 202 a diffuses to theundoped semiconductor layer 201 a via heat treatment, such that thefirst layer 201 and thesecond layer 202, which have similar doping concentrations (e.g. doping concentrations having a difference within 30%), are formed with theinterface layer 204 interposed therebetween. At this time, because the concentration of oxygen is not greatly changed even if heat treatment is performed, theinterface layer 204 having a relatively high concentration of oxygen is maintained between thefirst layer 201 and thesecond layer 202. - The heat treatment process may be performed in any of various heat treatment apparatuses, and in one example, may be performed at a temperature of 900 degrees Celsius or more (e.g. a temperature within a range from 900 degrees Celsius to 1300 degrees Celsius). However, the embodiment of the present inventive concept is not limited as to the heat treatment apparatus, the temperature thereof, or the like.
- The
first layer 201, thesecond layer 202, and theinterface layer 204 interposed therebetween, which are formed via heat treatment, will be described in more detail with reference toFIG. 6 .FIG. 6 is a graph illustrating the concentrations of a dopant (i.e. a first conductive dopant) and oxygen measured by SIMS in thefirst layer 201, thesecond layer 202, and theinterface layer 204 interposed therebetween after heat treatment. That is,FIG. 6 is a graph illustrating the concentrations of the dopant and oxygen measured after heat treatment is performed. - Referring to both
FIGS. 4 and 6 , it can be appreciated that the concentration of oxygen is very similar before and after heat treatment is performed. Accordingly, theinterface layer 204 having a relatively high concentration of oxygen is maintained in a third section S3, between a second section S2 in which thefirst layer 201 is located and a fourth section S4 in which thesecond layer 202 is located. - In addition, it can be appreciated that the
first layer 201, which is formed as the first conductive dopant diffuses to theundoped semiconductor layer 201 a after heat treatment, has a doping concentration the same as or similar to that in thesecond layer 202, which corresponds to the dopedsemiconductor layer 202 a after heat treatment. Thereby, it can be appreciated that the entire firstconductive area 20 has a consistent doping concentration after heat treatment. - In the present embodiment, both the first and second
conductive areas conductive areas conductive areas conductive areas solar cell 100. - The present embodiment illustrates that the second
conductive area 30 is formed by forming thedoping layer 300 and then performing heat treatment on thedoping layer 300. However, the embodiment of the present inventive concept is not limited thereto, and the secondconductive area 30 may be formed via any of various known methods. In one example, various methods, such as ion implantation, thermal diffusion using heat treatment in the state in which gas including dopant is used, and laser doping, may be applied. - Subsequently, as illustrated in
FIG. 3G , thedoping layer 300 may be removed. In one example, thedoping layer 300 may be easily removed using an etching solution (e.g. diluted hydrofluoric acid (DHF)). - Subsequently, as illustrated in
FIG. 3H , insulation films are formed on the front surface and the back surface of thesemiconductor substrate 110. That is, thefirst passivation film 24 is formed on the back surface of thesemiconductor substrate 110, and thesecond passivation film 34 is formed on the front surface of thesemiconductor substrate 110. - More specifically, the
first passivation film 24 is formed throughout the back surface of thesemiconductor substrate 110, and thesecond passivation film 34 is formed throughout the front surface of thesemiconductor substrate 110. Thefirst passivation film 24 and thesecond passivation film 34 may be formed via any of various methods, such as vacuum deposition, chemical vapor deposition, spin coating, screen printing, or spray coating. The sequence of forming thefirst passivation film 24 and thesecond passivation film 34 is not limited. - Subsequently, as illustrated in
FIG. 3I , the first andsecond electrodes conductive areas - In one example, the first and
second openings second passivation films second electrodes second openings second electrodes - In another example, after a paste for the formation of the first and
second electrodes second passivation films second electrodes second openings second electrodes second openings - In the present embodiment, after the semiconductor layers 20 a including the
undoped semiconductor layer 201 a, which is formed at a relatively high rate, and the dopedsemiconductor layer 202 a, which includes the first conductive dopant, are formed, the firstconductive area 20 is formed by diffusing the first conductive dopant included in the dopedsemiconductor layer 202 a to theundoped semiconductor layer 201 a via heat treatment. Thereby, the firstconductive area 20 may be formed within a reduced time while maintaining excellent properties, which may increase the productivity of thesolar cell 100. - On the other hand, unlike the present embodiment, when a single
undoped semiconductor layer 201 a is formed in order to form the firstconductive area 20, it is necessary to perform a separate doping process later. Such a requirement for an additional process may increase the number of processes, thus causing deterioration in the productivity of thesolar cell 100. In addition, when a single dopedsemiconductor layer 202 a is formed in order to form the firstconductive area 20, the process time necessary in order to form the dopedsemiconductor layer 202 a to a sufficient thickness may be increased due to the low deposition rate. This may deteriorate the productivity of thesolar cell 100. - Hereinafter, solar cells in accordance with other embodiments of the present inventive concept will be described in detail with reference to
FIGS. 7 to 9 . A detailed description related to parts that are the same or extremely similar to those of the above description will be omitted below and the following description will be focused on different parts. In addition, combinations of the above-described embodiments or alternative embodiments thereof with the following embodiment or alternative embodiments thereof fall within the scope of the embodiment of the present inventive concept. -
FIG. 7 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept. - Referring to
FIG. 7 , in the present embodiment, thetunneling layer 22, the firstconductive area 20, and thefirst electrode 42 connected to the firstconductive area 20 are disposed on the front surface of thesemiconductor substrate 110, and the secondconductive area 30 and thesecond electrode 44 connected to the secondconductive area 30 are disposed on the back surface of thesemiconductor substrate 110. At this time, the firstconductive area 20 may include thefirst layer 201 and thesecond layer 202 disposed with theinterface layer 204 interposed therebetween, and the secondconductive area 30 may be a doped area. AlthoughFIG. 7 illustrates that both the front surface and the back surface of thesemiconductor substrate 110 have no protrusions formed via texturing, the embodiment of the present inventive concept is not limited thereto. Thus, at least one of the front surface and the back surface of thesemiconductor substrate 110 may have protrusions formed via texturing. -
FIG. 8 is a sectional view illustrating a solar cell in accordance with another embodiment of the present inventive concept. - Referring to
FIG. 8 , each of the first and secondconductive areas semiconductor substrate 110. When the secondconductive area 30 has a crystalline structure different from that of thesemiconductor substrate 110, anothertunneling layer 32 may be provided between the secondconductive area 30 and thesemiconductor substrate 110. In this case, a detailed description of the secondconductive area 30 and theother tunneling layer 32 will be omitted because the above description related to the firstconductive area 20 and thetunneling layer 22 may be applied to the secondconductive area 30 and theother tunneling layer 32. - In the present embodiment, the
other tunneling layer 32 is provided between thesemiconductor substrate 110 and the secondconductive area 30, which may maximize passivation effects and ensure the smooth movement of carriers. - In addition, the
semiconductor substrate 110 includes only thebase area 10 without a separate doped area. In one example, the difference between the highest doping concentration and the lowest doping concentration in thesemiconductor substrate 110 may be 30% or less. At this time, the value of 30% or less is given by way of example in order to define the degree at which a doped area is not formed, and the embodiment of the present inventive concept is not limited thereto. Thus, the embodiment of the present inventive concept typically includes all cases in which thesemiconductor substrate 110 includes no doped area. - In the present embodiment, the open-circuit voltage may be increased because the
semiconductor substrate 110 includes no doped area. This is because providing thesemiconductor substrate 110 with a doped area may prevent surface recombination. -
FIG. 8 illustrates an alteration or modification based on thesolar cell 100 illustrated inFIG. 1 . However, the embodiment of the present inventive concept is not limited thereto, and any alteration or modification based on thesolar cell 100 illustrated inFIG. 7 falls within the scope of the embodiment of the present inventive concept. In addition, although an example in which both the front surface and the back surface of thesemiconductor substrate 110 have no protrusions formed via texturing is illustrated, the embodiment of the present inventive concept is not limited thereto. Thus, at least one of the front surface and the back surface of thesemiconductor substrate 110 may have protrusions formed via texturing. -
FIG. 9 is a sectional view illustrating a solar cell in accordance with a further embodiment of the present inventive concept. - Referring to
FIG. 9 , thesolar cell 100 in accordance with the present embodiment may be of a back contact type. That is, thetunneling layer 22 may be disposed on the back surface of thesemiconductor substrate 110, and the first and secondconductive areas tunneling layer 22. Because the first and secondconductive areas semiconductor substrate 110 separately from thesemiconductor substrate 110, the first and secondconductive areas semiconductor substrate 110 in order to be easily formed over thesemiconductor layer 110. - For example, the first
conductive area 20 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first conductive dopant. In particular, the firstconductive area 20 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon). Similarly, the secondconductive area 30 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a second conductive dopant. In particular, the secondconductive area 30 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon). - In addition, the
field area 50 may be formed over the front surface of thesemiconductor substrate 110 so as to come into contact with thesemiconductor substrate 110. Thefield area 50 may have the same conductive type as that of thesemiconductor substrate 110, and may have a higher doping concentration than that in thesemiconductor substrate 110. - In the present embodiment, because the
field area 50 is formed over thesemiconductor substrate 110 separately from thesemiconductor substrate 110, thefield area 50 may have a crystalline structure different from that of thesemiconductor substrate 110 in order to be easily formed over thesemiconductor substrate 110. For example, thefield area 50 may be formed by doping amorphous semiconductors, microcrystalline semiconductors, or polycrystalline semiconductors (e.g. amorphous silicon, microcrystalline silicon, or polycrystalline silicon), which may be easily manufactured via various methods, such as deposition, with a first or second conductive dopant. In particular, thefield area 50 may comprise polycrystalline semiconductors (e.g. polycrystalline silicon). - At this time, the
field area 50, which is disposed on the front surface of thesemiconductor substrate 110 and is not connected to theelectrodes conductive areas semiconductor substrate 110 may be a dopant layer DL. - That is, the
field area 50 may include afirst layer 501, asecond layer 502, and aninterface layer 504 interposed therebetween. Thefirst layer 501 may be formed in contact with thesemiconductor substrate 110. A detailed description related to other details of thefirst layer 501, thesecond layer 502, and theinterface layer 504 will be omitted because the above description related to thefirst layer 201, thesecond layer 202 and theinterface layer 204 may be applied to thefirst layer 501, thesecond layer 502, and theinterface layer 504. - In addition, the first and second
conductive areas first layer 201, thesecond layer 202, and theinterface layer 204 interposed therebetween. A detailed description related to thefirst layer 201, thesecond layer 202, and theinterface layer 204 will be omitted because the above description related to thefirst layer 201, thesecond layer 202 and theinterface layer 204 may be applied thereto. In this case, the first and secondconductive areas FIG. 3C ), which include at least anundoped semiconductor layer 201 a (FIG. 3C ), a first or second conductive-type dopedsemiconductor layer 202 a (FIG. 3C ) and aninterface layer 204, over thetunneling layer 22, and thereafter performing over-doping on a portion of the semiconductor layers 20 a using a dopant having an opposite, that is, second or first, conductive type and then performing heat treatment. For example, when attempting to form the firstconductive area 20 over a relatively wide area, the semiconductor layers 20 a of a first conductive type may be formed, and thereafter a portion thereof corresponding to the secondconductive area 30 may be subjected to over-doping using a second conductive dopant. Thereby, because over-doping is performed on a relatively small area, the first and secondconductive areas - The present embodiment illustrates that each of the
field area 50 and the first and secondconductive areas first layer second layer interface layer field area 50 and the first and secondconductive areas - As is apparent from the above description, in accordance with the embodiments of the present inventive concept, after a plurality of semiconductor layers including an undoped semiconductor layer, which is formed at a relatively high rate, and a doped semiconductor layer including a dopant are formed, a conductive area is formed by diffusing the dopant included in the doped semiconductor layer to the undoped semiconductor layer via heat treatment. Thereby, the conductive area may be manufactured within a reduced processing time while maintaining excellent properties, which may improve the productivity of a solar cell.
- The above described features, configurations, effects, and the like are included in at least one of the embodiments of the present inventive concept, and should not be limited to only one embodiment. In addition, the features, configurations, effects, and the like as illustrated in each embodiment may be implemented with regard to other embodiments as they are combined with one another or modified by those skilled in the art. Thus, content related to these combinations and modifications should be construed as including in the scope and spirit of the inventive concept as disclosed in the accompanying claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/959,095 US20230078624A1 (en) | 2015-06-30 | 2022-10-03 | Solar cell and method of manufacturing the same |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150093401A KR102272433B1 (en) | 2015-06-30 | 2015-06-30 | Solar cell and method of manufacturing the same |
KR10-2015-0093401 | 2015-06-30 | ||
US15/196,743 US10566487B2 (en) | 2015-06-30 | 2016-06-29 | Solar cell and method of manufacturing the same |
US16/504,995 US11462654B2 (en) | 2015-06-30 | 2019-07-08 | Solar cell and method of manufacturing the same |
US17/959,095 US20230078624A1 (en) | 2015-06-30 | 2022-10-03 | Solar cell and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/504,995 Continuation US11462654B2 (en) | 2015-06-30 | 2019-07-08 | Solar cell and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230078624A1 true US20230078624A1 (en) | 2023-03-16 |
Family
ID=56289423
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/196,743 Active 2037-05-12 US10566487B2 (en) | 2015-06-30 | 2016-06-29 | Solar cell and method of manufacturing the same |
US16/504,995 Active 2037-04-11 US11462654B2 (en) | 2015-06-30 | 2019-07-08 | Solar cell and method of manufacturing the same |
US17/959,095 Pending US20230078624A1 (en) | 2015-06-30 | 2022-10-03 | Solar cell and method of manufacturing the same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/196,743 Active 2037-05-12 US10566487B2 (en) | 2015-06-30 | 2016-06-29 | Solar cell and method of manufacturing the same |
US16/504,995 Active 2037-04-11 US11462654B2 (en) | 2015-06-30 | 2019-07-08 | Solar cell and method of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (3) | US10566487B2 (en) |
EP (1) | EP3113234A1 (en) |
JP (1) | JP6336521B2 (en) |
KR (2) | KR102272433B1 (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101859017B1 (en) * | 2015-12-02 | 2018-05-17 | 삼성에스디아이 주식회사 | Method of forming electrode, electrode manufactured therefrom and solar cell |
NL2018356B1 (en) * | 2017-02-10 | 2018-09-21 | Tempress Ip B V | A method of manufacturing a passivated solar cell and resulting passivated solar cell |
JPWO2019021545A1 (en) * | 2017-07-28 | 2019-11-07 | 三菱電機株式会社 | Solar cell and manufacturing method thereof |
EP3599290A3 (en) * | 2018-07-24 | 2020-06-03 | Lg Electronics Inc. | Chemical vapor deposition equipment for solar cell and deposition method thereof |
JP7346050B2 (en) * | 2019-03-26 | 2023-09-19 | パナソニックホールディングス株式会社 | Solar cells and solar modules |
CN112635592A (en) * | 2020-12-23 | 2021-04-09 | 泰州隆基乐叶光伏科技有限公司 | Solar cell and manufacturing method thereof |
CN115472701B (en) * | 2021-08-20 | 2023-07-07 | 上海晶科绿能企业管理有限公司 | Solar cell and photovoltaic module |
CN116259679A (en) | 2021-12-09 | 2023-06-13 | 浙江晶科能源有限公司 | Solar cell and photovoltaic module |
KR20230130266A (en) * | 2022-03-03 | 2023-09-12 | 상라오 징코 솔라 테크놀러지 디벨롭먼트 컴퍼니, 리미티드 | Solar cell and method for manufacturing the same |
CN116722049A (en) | 2022-04-11 | 2023-09-08 | 浙江晶科能源有限公司 | Solar cell, preparation method thereof and photovoltaic module |
CN116364794A (en) | 2022-04-11 | 2023-06-30 | 浙江晶科能源有限公司 | Solar cell, photovoltaic module and preparation method of solar cell |
CN115274875A (en) * | 2022-05-31 | 2022-11-01 | 浙江晶科能源有限公司 | Solar cell and photovoltaic module |
EP4287267A1 (en) * | 2022-06-01 | 2023-12-06 | Jinko Solar (Haining) Co., Ltd. | Photovoltaic cell and photovoltaic module |
CN115377228A (en) * | 2022-06-01 | 2022-11-22 | 晶科能源(海宁)有限公司 | Solar cell and photovoltaic module |
Family Cites Families (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2687427B2 (en) * | 1988-05-17 | 1997-12-08 | ソニー株式会社 | Method for manufacturing semiconductor device |
US5057439A (en) | 1990-02-12 | 1991-10-15 | Electric Power Research Institute | Method of fabricating polysilicon emitters for solar cells |
US5242858A (en) * | 1990-09-07 | 1993-09-07 | Canon Kabushiki Kaisha | Process for preparing semiconductor device by use of a flattening agent and diffusion |
JP3007429B2 (en) | 1991-02-22 | 2000-02-07 | 旭化成マイクロシステム株式会社 | Semiconductor device and manufacturing method thereof |
US5332689A (en) | 1993-02-17 | 1994-07-26 | Micron Technology, Inc. | Method for depositing low bulk resistivity doped films |
JP3157948B2 (en) * | 1993-03-29 | 2001-04-23 | シャープ株式会社 | Solar cell and method of manufacturing the same |
US5529937A (en) | 1993-07-27 | 1996-06-25 | Semiconductor Energy Laboratory Co., Ltd. | Process for fabricating thin film transistor |
EP0639856A1 (en) * | 1993-08-20 | 1995-02-22 | Texas Instruments Incorporated | Method of doping a polysilicon layer and semiconductor device obtained |
US5541137A (en) | 1994-03-24 | 1996-07-30 | Micron Semiconductor Inc. | Method of forming improved contacts from polysilicon to silicon or other polysilicon layers |
JP3722326B2 (en) * | 1996-12-20 | 2005-11-30 | 三菱電機株式会社 | Manufacturing method of solar cell |
JP2000353706A (en) | 1999-06-10 | 2000-12-19 | Sanyo Electric Co Ltd | Production of semiconductor device |
EP1696492B1 (en) | 2005-02-25 | 2012-04-11 | Sanyo Electric Co., Ltd. | Photovoltaic cell |
DE102005013668B3 (en) | 2005-03-14 | 2006-11-16 | Universität Stuttgart | solar cell |
DE102005019225B4 (en) | 2005-04-20 | 2009-12-31 | Helmholtz-Zentrum Berlin Für Materialien Und Energie Gmbh | Heterocontact solar cell with inverted layer structure geometry |
US7375378B2 (en) | 2005-05-12 | 2008-05-20 | General Electric Company | Surface passivated photovoltaic devices |
US7468485B1 (en) | 2005-08-11 | 2008-12-23 | Sunpower Corporation | Back side contact solar cell with doped polysilicon regions |
US7737357B2 (en) | 2006-05-04 | 2010-06-15 | Sunpower Corporation | Solar cell having doped semiconductor heterojunction contacts |
US8222516B2 (en) | 2008-02-20 | 2012-07-17 | Sunpower Corporation | Front contact solar cell with formed emitter |
WO2009131587A1 (en) | 2008-04-25 | 2009-10-29 | Innovalight, Inc. | Junction formation on wafer substrates using group iv nanoparticles |
JP5172480B2 (en) | 2008-06-04 | 2013-03-27 | シャープ株式会社 | Photoelectric conversion device and manufacturing method thereof |
US7851698B2 (en) | 2008-06-12 | 2010-12-14 | Sunpower Corporation | Trench process and structure for backside contact solar cells with polysilicon doped regions |
DE102008030693A1 (en) | 2008-07-01 | 2010-01-14 | Institut Für Solarenergieforschung Gmbh | Heterojunction solar cell with absorber with integrated doping profile |
DE102008045522A1 (en) | 2008-09-03 | 2010-03-04 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Hetero-solar cell and process for the preparation of hetero-solar cells |
US8242354B2 (en) | 2008-12-04 | 2012-08-14 | Sunpower Corporation | Backside contact solar cell with formed polysilicon doped regions |
US8207443B2 (en) | 2009-01-27 | 2012-06-26 | Applied Materials, Inc. | Point contacts for polysilicon emitter solar cell |
US20100186802A1 (en) | 2009-01-27 | 2010-07-29 | Peter Borden | Hit solar cell structure |
US8367924B2 (en) | 2009-01-27 | 2013-02-05 | Applied Materials, Inc. | Buried insulator isolation for solar cell contacts |
JP5643294B2 (en) | 2009-04-22 | 2014-12-17 | テトラサン インコーポレイテッド | Local metal contacts by local laser conversion of functional films in solar cells |
KR101139443B1 (en) | 2009-09-04 | 2012-04-30 | 엘지전자 주식회사 | Hetero-junction solar cell and fabrication method thereof |
US8324015B2 (en) | 2009-12-01 | 2012-12-04 | Sunpower Corporation | Solar cell contact formation using laser ablation |
US8686283B2 (en) | 2010-05-04 | 2014-04-01 | Silevo, Inc. | Solar cell with oxide tunneling junctions |
WO2011140197A1 (en) | 2010-05-04 | 2011-11-10 | E. I. Du Pont De Nemours And Company | Thick-film pastes containing lead- and tellurium-oxides, and their use in the manufacture of semiconductor devices |
US8334161B2 (en) | 2010-07-02 | 2012-12-18 | Sunpower Corporation | Method of fabricating a solar cell with a tunnel dielectric layer |
JP2012060080A (en) | 2010-09-13 | 2012-03-22 | Ulvac Japan Ltd | Crystal solar battery and method for producing the same |
TWI463682B (en) | 2011-03-02 | 2014-12-01 | Nat Univ Tsing Hua | Heterojunction solar cell having intrinsic amorphous silicon film |
JP2012253091A (en) | 2011-05-31 | 2012-12-20 | Mitsubishi Electric Corp | Photovoltaic device and method for manufacturing the same |
US9054256B2 (en) | 2011-06-02 | 2015-06-09 | Solarcity Corporation | Tunneling-junction solar cell with copper grid for concentrated photovoltaic application |
US20120318336A1 (en) * | 2011-06-17 | 2012-12-20 | International Business Machines Corporation | Contact for silicon heterojunction solar cells |
US9054255B2 (en) * | 2012-03-23 | 2015-06-09 | Sunpower Corporation | Solar cell having an emitter region with wide bandgap semiconductor material |
US20130298973A1 (en) | 2012-05-14 | 2013-11-14 | Silevo, Inc. | Tunneling-junction solar cell with shallow counter doping layer in the substrate |
KR20140105064A (en) | 2013-02-21 | 2014-09-01 | 엘지전자 주식회사 | Solar cell |
EP2787541B1 (en) * | 2013-04-03 | 2022-08-31 | LG Electronics, Inc. | Solar cell |
KR101442011B1 (en) | 2013-05-20 | 2014-09-29 | 한국생산기술연구원 | Sollar cell and manufacturing process thereof |
JP6114108B2 (en) | 2013-05-20 | 2017-04-12 | 信越化学工業株式会社 | Manufacturing method of solar cell |
JP6350979B2 (en) * | 2013-09-04 | 2018-07-04 | パナソニックIpマネジメント株式会社 | Solar cell |
DE102013219564A1 (en) | 2013-09-27 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for producing a photovoltaic solar cell with a heterojunction |
DE102013219561A1 (en) | 2013-09-27 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Process for producing a photovoltaic solar cell with at least one heterojunction |
KR101534215B1 (en) | 2013-10-16 | 2015-07-10 | 한양대학교 에리카산학협력단 | Method for providing logotional advertisement based on smart-TV and Smart-TV with logotional advertisement function |
US9401450B2 (en) * | 2013-12-09 | 2016-07-26 | Sunpower Corporation | Solar cell emitter region fabrication using ion implantation |
US9337369B2 (en) | 2014-03-28 | 2016-05-10 | Sunpower Corporation | Solar cells with tunnel dielectrics |
US20160072000A1 (en) | 2014-09-05 | 2016-03-10 | David D. Smith | Front contact heterojunction process |
WO2016049245A1 (en) | 2014-09-24 | 2016-03-31 | Suniva, Inc. | Passivated contact solar cells and methods for manufacturing |
NL2015533B1 (en) | 2015-09-30 | 2017-04-20 | Tempress Ip B V | Method of manufacturing of a solar cell and solar cell thus obtained. |
NL2017290B1 (en) | 2016-08-04 | 2018-02-14 | Stichting Energieonderzoek Centrum Nederland | Passivated Emitter and Rear Contact Solar Cell |
-
2015
- 2015-06-30 KR KR1020150093401A patent/KR102272433B1/en active IP Right Grant
-
2016
- 2016-06-29 US US15/196,743 patent/US10566487B2/en active Active
- 2016-06-29 EP EP16176853.6A patent/EP3113234A1/en active Pending
- 2016-06-30 JP JP2016129864A patent/JP6336521B2/en active Active
-
2019
- 2019-07-08 US US16/504,995 patent/US11462654B2/en active Active
-
2021
- 2021-06-28 KR KR1020210084105A patent/KR102397970B1/en active IP Right Grant
-
2022
- 2022-10-03 US US17/959,095 patent/US20230078624A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US10566487B2 (en) | 2020-02-18 |
JP6336521B2 (en) | 2018-06-06 |
US20190334049A1 (en) | 2019-10-31 |
KR102397970B1 (en) | 2022-05-13 |
KR102272433B1 (en) | 2021-07-05 |
US11462654B2 (en) | 2022-10-04 |
KR20210082426A (en) | 2021-07-05 |
KR20170003136A (en) | 2017-01-09 |
EP3113234A1 (en) | 2017-01-04 |
JP2017017323A (en) | 2017-01-19 |
US20170005218A1 (en) | 2017-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230078624A1 (en) | Solar cell and method of manufacturing the same | |
US11329172B2 (en) | Solar cell | |
EP3193376B1 (en) | Solar cell and method of manufacturing the same | |
US10566484B2 (en) | Solar cell and method for manufacturing the same | |
EP3116035B1 (en) | Method of manufacturing a solar cell | |
US10256364B2 (en) | Method of manufacturing solar cell | |
JP6692865B2 (en) | Method of manufacturing solar cell | |
KR102132740B1 (en) | Solar cell and method for manufacutring the same | |
KR102317141B1 (en) | Solar cell | |
KR102053140B1 (en) | Solar cell | |
US9640707B2 (en) | Method of manufacturing solar cell and method of forming doping region | |
KR102024084B1 (en) | Solar cell and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LG ELECTRONICS INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, WONJAE;KIM, SUNGJIN;CHEONG, JUHWA;AND OTHERS;SIGNING DATES FROM 20190318 TO 20190324;REEL/FRAME:061449/0203 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: SHANGRAO JINKO SOLAR TECHNOLOGY DEVELOPMENT CO., LTD, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LG ELECTRONICS INC.;REEL/FRAME:062213/0493 Effective date: 20220914 |
|
AS | Assignment |
Owner name: SHANGRAO XINYUAN YUEDONG TECHNOLOGY DEVELOPMENT CO. LTD, CHINA Free format text: CHANGE OF NAME;ASSIGNOR:SHANGRAO JINKO SOLAR TECHNOLOGY DEVELOPMENT CO., LTD;REEL/FRAME:066078/0001 Effective date: 20230816 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |