US20220352141A1 - Multi-Cavity Package Having Single Metal Flange - Google Patents
Multi-Cavity Package Having Single Metal Flange Download PDFInfo
- Publication number
- US20220352141A1 US20220352141A1 US17/867,801 US202217867801A US2022352141A1 US 20220352141 A1 US20220352141 A1 US 20220352141A1 US 202217867801 A US202217867801 A US 202217867801A US 2022352141 A1 US2022352141 A1 US 2022352141A1
- Authority
- US
- United States
- Prior art keywords
- die
- cavity package
- single metal
- metal flange
- dielectric material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/041—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction having no base used as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/041—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L31/00
- H01L25/042—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L31/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/165—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6644—Packaging aspects of high-frequency amplifiers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6644—Packaging aspects of high-frequency amplifiers
- H01L2223/6655—Matching arrangements, e.g. arrangement of inductive and capacitive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Definitions
- the present application relates to power semiconductor packages, in particular power semiconductor packages with multiple semiconductor dies.
- multi-stage power amplifier designs are typically implemented using integrated circuit (IC) technology which has several limitations that make its use unattractive in many cases.
- IC integrated circuit
- the design time and process flow to make an IC is very long which in-turn increases the overall product turnaround time.
- the inter-stage match between different amplifier stages is provided on the chip (die) with IC technology and because of the proximity of bond-wires and resulting coupling mechanisms, an IC has a very high tendency to be unstable and hence unusable.
- IC processing involves expensive semiconductor fabrication processes which increase the design and development cost to make such products.
- conventional multi-stage power amplifier IC designs provide at most about 30 dB gain. Any higher gain increases the risk of power amplifier IC instability and hence renders the IC unusable.
- the multi-cavity package comprises a single metal flange having first and second opposing main surfaces, a circuit board attached to the first main surface of the single metal flange, the circuit board having a plurality of openings which expose different regions of the first main surface of the single metal flange, and a plurality of semiconductor dies each of which is disposed in one of the openings in the circuit board and attached to the first main surface of the single metal flange.
- the circuit board comprises a plurality of metal traces for electrically interconnecting the semiconductor dies to form a circuit.
- the method comprises: providing a single metal flange having first and second opposing main surfaces; attaching a circuit board to the first main surface of the single metal flange, the circuit board having a plurality of openings which expose different regions of the first main surface of the single metal flange; placing a plurality of semiconductor dies in the openings of the circuit board; attaching the semiconductor dies to the first main surface of the single metal flange; and electrically interconnecting the semiconductor dies through a plurality of metal traces of the circuit board to form a circuit.
- FIG. 1 illustrates a top side perspective view of an embodiment of a multi-cavity package.
- FIG. 2 illustrates a top side perspective view of another embodiment of a multi-cavity package.
- FIG. 3 illustrates a top side perspective view of yet another embodiment of a multi-cavity package.
- FIGS. 4A through 4D illustrate an embodiment of a method of manufacturing a multi-cavity package.
- FIG. 5 illustrates a side perspective view of an embodiment of a single metal flange and circuit board configuration for a multi-cavity package.
- a multi-stage power amplifier circuit provided on a single metal flange.
- the input of the final RF power transistor die (chip) is matched to the output of the driver RF power transistor die using circuit board technology such as PCB (printed circuit board) or components such as inductors, capacitors, resistors etc. for implementing the inter-stage match.
- the single metal flange can have two or more power amplifier stages attached to the flange. Such a configuration enables higher gain in a smaller area e.g. more than 35 dB gain (for two stages) while reducing amplifier instability concerns. For a higher number of stages, the gain provided can be around 45 dB or even greater.
- the embodiments described herein enable manufacture of a packaged Doherty amplifier circuit device with main and peaking amplifier dies attached to a single metal flange along with a Doherty combiner on the output side of the package. Such a configuration saves space and reduces design complexity for the user base-station design. Such a design can be applied to other applications of transmitters as well.
- the multi-stage package design embodiments described herein enable high gain devices using a multi-cavity package where the dielectric is comprised out of PCB or similar dielectric material such as Teflon, ceramic, LTCC, polyimide, etc. and which simplifies user design by integrating RF power amplifier functionality at the package level, such as output matching for Doherty amplifier design, input match, driver+input+output match, etc.
- the leads/terminals of the multi-stage power amplifier package described herein can be soldered down onto the application board without requiring additional connectors for the signal path.
- the single metal flange can be soldered or screwed down depending on the application manufacturing practice.
- the multi-stage power amplifier package is an open cavity package design, and a lid can be provided for protecting the interconnects and circuit components.
- FIG. 1 illustrates a top side perspective view of an embodiment of a multi-cavity package 100 .
- the multi-cavity package 100 comprises a single metal flange 102 having first and second opposing main surfaces 104 , 106 and a circuit board 108 such as a PCB attached to the first main surface 104 of the single metal flange 102 .
- the single metal flange 102 can comprise Cu, CPC (copper, copper-molybdenum, copper laminate structure) CuW, or any similar alloy, etc.
- the circuit board 108 can be attached to the first main surface 104 of the single metal flange 102 by and standard circuit board attach process such as gluing, soldering, sintering, brazing, etc.
- the circuit board 108 mechanically supports and electrically connects electronic components using conductive traces (also referred to as tracks), pads and other features etched from metal (e.g. copper) sheets laminated onto a non-conductive substrate 110 .
- the circuit board 108 can be single sided (one metal layer), double sided (two metal layers) or multi-layer. Conductors on different layers are connected with plated-through holes called vias.
- the circuit board 108 can contain components such as capacitors, resistors, active devices, etc. embedded in the non-conductive substrate 110 .
- the circuit board 108 also has a plurality of openings 112 which expose different regions 114 , 116 , 118 of the first main surface 104 of the single metal flange 102 .
- the multi-cavity package 100 further comprises a plurality of semiconductor dies 120 - 142 , each of which is disposed in one of the openings 112 in the circuit board 108 and attached to the first main surface 104 of the single metal flange 102 via a die attach material (out of view) such as solder, diffusion soldering, sintering, adhesive, etc.
- a die attach material such as solder, diffusion soldering, sintering, adhesive, etc.
- the semiconductor dies 120 - 142 can be attached to the single metal flange 102 using soft solder, a eutectic die attach material such as AuSi or AuSn, an organic adhesive, etc.
- Metal traces 144 , 146 , 148 of the circuit board 108 electrically interconnect the semiconductor dies 120 - 142 and the external electrical terminals to form a circuit.
- wire bonds 150 can electrically connect respective ones of the metal traces 144 , 146 , 148 to different terminals of the semiconductor dies
- semiconductor dies 120 - 142 can be active semiconductor dies such as power transistor dies, power diode dies, etc. and/or contain passive components such as capacitors, inductors and resistors.
- Each active semiconductor die 124 , 132 , 140 can be a lateral or vertical device or some other form of transistor used for amplification.
- the current flow direction is between the bottom and top sides of the die.
- the transistor die may have three terminals.
- the bottom side of the die can be a power terminal such as the source of a power MOSFET (metal oxide semiconductor field effect transistor), or collector of an IGBT (insulated gate bipolar transistor), or anode/cathode of a power diode.
- the power terminal is attached to the region 114 / 116 / 118 of the single metal flange 102 which is exposed by the corresponding opening 112 in the circuit board 108 e.g. by diffusion soldering.
- the gate and drain/emitter terminals in the case of a transistor die or the cathode/anode terminal in the case of a power diode die are disposed at the opposite side of the die i.e. the side facing away from the single metal flange 102 .
- the current flow direction is horizontal and the bottom side of the die is not active.
- the respective drain or collector terminal of such a device has interconnects on the top side, as well.
- the circuit board 108 would then still connect the drain and gate terminal or equivalent control terminals on top of the semiconductor die.
- the top-side terminals of the semiconductor dies 120 - 142 can be attached to the to-side terminals of an adjacent die or to one of the circuit board metal traces 144 , 146 , 148 e.g. through wire bonds 150 .
- One or more of the semiconductor dies 120 - 142 disposed in the openings 112 formed in the circuit board 108 can be a passive semiconductor die devoid of active devices such as a capacitor, resistor or an inductor die.
- a capacitor die 120 , 122 , 126 , 128 , 130 , 134 , 136 , 138 , 142 one of the capacitor terminals is at the bottom side of the capacitor die and attached to the single metal flange 102 .
- the other capacitor terminal is disposed at the opposite side of the capacitor die i.e. the side facing away from the single metal flange 102 .
- the multi-cavity package 100 can be enclosed with an optional lid so that the package is an open-cavity package.
- the multi-cavity package 100 allows for a simplified product and development process by using multiple openings (cut-outs) 112 in the circuit board 108 such that the circuit board 108 provides openings 112 through which passive and/or active components are attached to the single metal flange 102 .
- the circuit board 108 provides two cavities to die attach active/passive components to the single metal flange 102 .
- a two-stage high gain amplifier device can be provided on the same metal flange 102 by disposing the drive stage die in one of the circuit board openings 112 and the final stage die in the other opening 112 .
- the multi-cavity package 100 described herein enables the inter-stage match design using transmission lines formed from the circuit board metal traces 144 , 146 148 and passive components mounted in the cavity or on the board and that results in significantly reduced development time. Designing circuit board based inter-stage match topologies reduces the cost of the overall product development process because expensive silicon processing is not required.
- the multi-cavity package 100 allows customized solutions for different applications by having more cavities/openings 112 in the circuit board 108 .
- a phase shifter and/or an attenuator can be formed from one or more of the circuit board metal traces 144 , 146 148 .
- Such an implementation enables a dual-path independently controlled driver and Doherty power amplifier device.
- one of the semiconductor dies 124 is a driver stage die of a Doherty amplifier circuit
- a second one of the semiconductor dies 132 is a main (or carrier) amplifier die of the Doherty amplifier circuit
- a third one of the semiconductor dies 140 is a peaking amplifier die of the Doherty amplifier circuit.
- Passive semiconductor dies 120 , 122 , 126 , 128 , 130 , 134 , 136 , 138 , 142 which form part of various match networks of the Doherty amplifier circuit such as input and output match networks also can be placed in the circuit board openings 112 and attached to the single metal flange 102 as shown in FIG. 1 .
- One of the circuit board metal traces 146 forms an inter-stage match between the output of the driver stage die 124 and the input of the main amplifier die 132 and the input of the peaking amplifier die 140 .
- a second one of the circuit board metal traces 148 forms a Doherty combiner electrically connected to the output of the main amplifier die 132 and the output of the peaking amplifier die 140 .
- a third one of the circuit board metal traces 144 electrically connects the external terminal to the input of the driver stage die 124 .
- the third metal trace 144 can be shaped to form a phase shifter, attenuator, etc. at the input of the driver stage die 124 .
- the multi-cavity package 100 shown in FIG. 1 has the main and peaking devices (separated with a ground shield for better isolation) on a single metal flange 102 along with a Doherty combiner 148 on the package.
- the two signals output by the Doherty amplifiers 132 , 140 are out of phase by 90 degrees.
- the Doherty combiner 148 can include a ⁇ /4 (quarter wave) transmission line 152 connected to the output of the peaking amplifier 140 . By doing so, the Doherty amplifier outputs are brought back into phase and reactively combined. At this point, the two signals in parallel create a Z0/2 impedance where Z0 corresponds to the load impedance.
- the Doherty combiner 148 can further include a ⁇ /4 (quarter wave) transformer 154 for stepping this impedance to Z0. In a fifty ohm system, the transformer 154 would be 35.35 ohms.
- the Doherty combiner 148 can be implemented as printed transmission lines on the circuit board.
- the transformer 154 could be other impedance depending upon the impedance required at the terminal 160 .
- the Doherty combiner By implementing the Doherty combiner on the circuit board 108 , the impact of package parasitics on amplifier performance is reduced. Also, interface related losses between the multi-cavity package 100 and the main system board are reduced as are inconsistencies in high volume production environment, all while guarding against low yield impact. As such, the overall circuit board size can be reduced and the overall amplifier design simplified.
- the circuit board 108 can have at least one lateral extension 156 , 158 which overhangs the single metal flange 102 to form an interface for attaching the multi-cavity package 100 to another structure such as another PCB, metal flange, etc.
- the circuit board 108 has opposing first and second lateral extensions 156 , 158 each of which overhangs the single metal flange 102 to form two opposing interfaces for attaching the multi-cavity package 100 to one or more structures at opposing ends of the multi-cavity package 100 .
- the output metal trace 148 of the circuit board 108 can extend onto the lateral extension 158 at the output side of the multi-cavity package 100 and/or the input metal trace 144 of the circuit board 108 can extend onto the lateral extension 156 at the input side of the multi-cavity package 100 .
- the output metal trace 148 provides an output electrical pathway for the Doherty amplifier circuit, and the input metal trace 144 provides an input electrical pathway for the circuit.
- Each metal trace 144 , 148 which extends onto one of the lateral extensions 156 , 158 can have a plurality of plated-through holes called vias 160 which extend through the corresponding lateral extension 156 , 158 .
- the vias 160 provide input/output points of connection to the main system board (not shown).
- the main system board can be soldered to the corresponding vias 160 of the multi-cavity package 100 .
- the connection can also be provided by soldering the trace or using a single (large) filled via.
- FIG. 2 illustrates a top side perspective view of another embodiment of a multi-cavity package 200 .
- the multi-cavity package embodiment shown in FIG. 2 is similar to the embodiment shown in FIG. 1 .
- a first one of the semiconductor dies is a driver stage die 202 of a power amplifier circuit and a second one of the semiconductor dies is a power or final stage die 204 of the power amplifier circuit.
- One of the metal traces 206 of the circuit board 108 forms an inter-stage match between the output of the driver stage die 202 and the input of the power stage die 204 .
- a second one of the circuit board metal traces 208 is electrically connected to the output of the power stage die 204
- a third one of the circuit board metal traces 210 is electrically connected to the input of the driver stage die 202 .
- the second metal trace 208 can be shaped in the form of an antenna which transmits an RF signal output by the power stage die 204 .
- One or more of the semiconductor dies disposed in the openings 112 formed in the circuit board 108 can be passive semiconductor dies 212 , 214 , 216 , 218 such as capacitor dies as previously described herein, which form part of the power amplifier circuit.
- FIG. 3 illustrates a top side perspective view of yet another embodiment of a multi-cavity package 300 .
- the multi-cavity package embodiment shown in FIG. 3 is similar to the embodiment shown in FIG. 2 .
- the semiconductor dies have a surface mount configuration in that these dies can be mounted or placed directly onto metal traces 206 , 208 , 210 , 220 , 222 , 224 , 226 of the circuit board 108 .
- the passive components that make up the circuit such as the capacitor dies 212 , 214 , 216 , 218 can be surface-mounted directly onto the metal traces 206 , 208 , 210 , 220 , 222 , 224 , 226 of the circuit board 108 instead of the single metal flange 102 .
- FIGS. 4A through 4D illustrate an embodiment of a method of manufacturing a multi-cavity package.
- a single metal flange 400 is provided which has first and second opposing main surfaces 402 , 404 .
- the single metal flange 400 can comprise Cu, CPC (copper, copper-molybendum, copper laminate structure) CuW, or any other suitable alloy, etc.
- a circuit board 406 such as a PCB is attached to the first main surface 402 of the single metal flange 404 e.g. by gluing, soldering, sintering, brazing, etc.
- the circuit board 406 has a plurality of openings (cutouts) 408 which expose different regions 410 , 412 of the first main surface 402 of the single metal flange 400 .
- the circuit board 406 also has conductive traces (tracks) 414 , 416 , 418 etched from metal (e.g. copper) sheets laminated onto a non-conductive substrate 420 .
- the circuit board 406 also can have at least one lateral extension 422 , 424 which overhangs the single metal flange 400 to form an attachment interface.
- the input and/or output metal traces 414 , 418 of the circuit board 406 can extend onto the corresponding lateral extension 422 , 424 and can each have a plurality of plated-through holes (vias) 426 or a single (large) via which extend through the corresponding lateral extension 422 , 424 to provide input/output points of connection to the main system board (not shown) as previously described herein.
- the connection can be provided by soldering the lateral extensions 422 , 424 directly to the main system board.
- a plurality of semiconductor dies 428 - 438 are placed in the openings 408 in the circuit board 406 .
- Some or all of the semiconductor dies 428 - 438 are vertical and/or lateral active semiconductor dies such as power transistor dies, power diode dies, etc. and the remainder of the die(s) are passive dies such as capacitor dies as previously described herein.
- the semiconductor dies 428 - 438 are attached to the first main surface 402 of the single metal flange 400 via a die attach material such as solder, diffusion soldering, sintering, adhesive, etc. Also, the semiconductor dies 428 - 438 are electrically interconnected through the metal traces 414 , 416 , 418 of the circuit board and wire bonds 440 or other types of electrical conductors to form a circuit such as a Doherty amplifier circuit, a power amplifier circuit, etc.
- a die attach material such as solder, diffusion soldering, sintering, adhesive, etc.
- the semiconductor dies 428 - 438 are electrically interconnected through the metal traces 414 , 416 , 418 of the circuit board and wire bonds 440 or other types of electrical conductors to form a circuit such as a Doherty amplifier circuit, a power amplifier circuit, etc.
- FIG. 5 illustrates a side perspective view of an embodiment of a single metal flange and circuit board configuration for a multi-cavity package.
- the semiconductor dies and wire bond connections typically provided as part of the package are omitted in FIG. 5 for ease of illustration.
- a circuit board 500 is attached to a single metal flange 502 .
- the circuit board 500 has at least one lateral extension 504 , 506 which overhangs a respective edge face 508 , 510 of the single metal flange 502 to form an attachment interface for the package.
- the circuit board 500 has input and/or output metal traces 512 , 514 which extend onto the corresponding lateral extension 504 , 506 .
- the input and/or output metal traces 512 , 514 further extend onto respective edge faces 516 , 518 and optionally onto respective bottom faces 520 , 522 of the corresponding lateral extension 504 , 506 to provide input/output points of connection to a main system board (not shown).
- each lateral extension 504 , 506 of the circuit board 500 can be soldered to the main system board along the edge face 516 / 518 and optionally along the bottom face 520 / 522 of the corresponding input/output metal trace 512 , 514 .
Abstract
Description
- This application is a continuation of prior U.S. application Ser. No. 16/589,624, filed 1 Oct. 2019, which is a continuation of prior U.S. application Ser. No. 14/673,928, filed 31 Mar. 2015, and issued as U.S. patent Ser. No. 10/468,399 on 5 Nov. 2019, the entire disclosure of each of which is incorporated by reference herein.
- The present application relates to power semiconductor packages, in particular power semiconductor packages with multiple semiconductor dies.
- In highly space-constrained systems, multi-stage power amplifier designs are typically implemented using integrated circuit (IC) technology which has several limitations that make its use unattractive in many cases. For example, the design time and process flow to make an IC is very long which in-turn increases the overall product turnaround time. Also, the inter-stage match between different amplifier stages is provided on the chip (die) with IC technology and because of the proximity of bond-wires and resulting coupling mechanisms, an IC has a very high tendency to be unstable and hence unusable. Furthermore, IC processing involves expensive semiconductor fabrication processes which increase the design and development cost to make such products. In addition, conventional multi-stage power amplifier IC designs provide at most about 30 dB gain. Any higher gain increases the risk of power amplifier IC instability and hence renders the IC unusable.
- According to an embodiment of a multi-cavity package, the multi-cavity package comprises a single metal flange having first and second opposing main surfaces, a circuit board attached to the first main surface of the single metal flange, the circuit board having a plurality of openings which expose different regions of the first main surface of the single metal flange, and a plurality of semiconductor dies each of which is disposed in one of the openings in the circuit board and attached to the first main surface of the single metal flange. The circuit board comprises a plurality of metal traces for electrically interconnecting the semiconductor dies to form a circuit.
- According to an embodiment of a method of manufacturing a multi-cavity package, the method comprises: providing a single metal flange having first and second opposing main surfaces; attaching a circuit board to the first main surface of the single metal flange, the circuit board having a plurality of openings which expose different regions of the first main surface of the single metal flange; placing a plurality of semiconductor dies in the openings of the circuit board; attaching the semiconductor dies to the first main surface of the single metal flange; and electrically interconnecting the semiconductor dies through a plurality of metal traces of the circuit board to form a circuit.
- Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.
- The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts. The features of the various illustrated embodiments can be combined unless they exclude each other. Embodiments are depicted in the drawings and are detailed in the description which follows.
-
FIG. 1 illustrates a top side perspective view of an embodiment of a multi-cavity package. -
FIG. 2 illustrates a top side perspective view of another embodiment of a multi-cavity package. -
FIG. 3 illustrates a top side perspective view of yet another embodiment of a multi-cavity package. -
FIGS. 4A through 4D illustrate an embodiment of a method of manufacturing a multi-cavity package. -
FIG. 5 illustrates a side perspective view of an embodiment of a single metal flange and circuit board configuration for a multi-cavity package. - Described next are embodiments of a multi-stage power amplifier circuit provided on a single metal flange. The input of the final RF power transistor die (chip) is matched to the output of the driver RF power transistor die using circuit board technology such as PCB (printed circuit board) or components such as inductors, capacitors, resistors etc. for implementing the inter-stage match. The single metal flange can have two or more power amplifier stages attached to the flange. Such a configuration enables higher gain in a smaller area e.g. more than 35 dB gain (for two stages) while reducing amplifier instability concerns. For a higher number of stages, the gain provided can be around 45 dB or even greater.
- The embodiments described herein enable manufacture of a packaged Doherty amplifier circuit device with main and peaking amplifier dies attached to a single metal flange along with a Doherty combiner on the output side of the package. Such a configuration saves space and reduces design complexity for the user base-station design. Such a design can be applied to other applications of transmitters as well.
- In each case, the multi-stage package design embodiments described herein enable high gain devices using a multi-cavity package where the dielectric is comprised out of PCB or similar dielectric material such as Teflon, ceramic, LTCC, polyimide, etc. and which simplifies user design by integrating RF power amplifier functionality at the package level, such as output matching for Doherty amplifier design, input match, driver+input+output match, etc. The leads/terminals of the multi-stage power amplifier package described herein can be soldered down onto the application board without requiring additional connectors for the signal path. The single metal flange can be soldered or screwed down depending on the application manufacturing practice. The multi-stage power amplifier package is an open cavity package design, and a lid can be provided for protecting the interconnects and circuit components.
-
FIG. 1 illustrates a top side perspective view of an embodiment of amulti-cavity package 100. Themulti-cavity package 100 comprises asingle metal flange 102 having first and second opposingmain surfaces circuit board 108 such as a PCB attached to the firstmain surface 104 of thesingle metal flange 102. Thesingle metal flange 102 can comprise Cu, CPC (copper, copper-molybdenum, copper laminate structure) CuW, or any similar alloy, etc. - The
circuit board 108 can be attached to the firstmain surface 104 of thesingle metal flange 102 by and standard circuit board attach process such as gluing, soldering, sintering, brazing, etc. Thecircuit board 108 mechanically supports and electrically connects electronic components using conductive traces (also referred to as tracks), pads and other features etched from metal (e.g. copper) sheets laminated onto anon-conductive substrate 110. Thecircuit board 108 can be single sided (one metal layer), double sided (two metal layers) or multi-layer. Conductors on different layers are connected with plated-through holes called vias. Thecircuit board 108 can contain components such as capacitors, resistors, active devices, etc. embedded in thenon-conductive substrate 110. Thecircuit board 108 also has a plurality ofopenings 112 which exposedifferent regions main surface 104 of thesingle metal flange 102. - The
multi-cavity package 100 further comprises a plurality of semiconductor dies 120-142, each of which is disposed in one of theopenings 112 in thecircuit board 108 and attached to the firstmain surface 104 of thesingle metal flange 102 via a die attach material (out of view) such as solder, diffusion soldering, sintering, adhesive, etc. For example, the semiconductor dies 120-142 can be attached to thesingle metal flange 102 using soft solder, a eutectic die attach material such as AuSi or AuSn, an organic adhesive, etc.Metal traces circuit board 108 electrically interconnect the semiconductor dies 120-142 and the external electrical terminals to form a circuit. For example,wire bonds 150 can electrically connect respective ones of themetal traces - Some or all of the semiconductor dies 120-142 can be active semiconductor dies such as power transistor dies, power diode dies, etc. and/or contain passive components such as capacitors, inductors and resistors. Each active semiconductor die 124, 132, 140 can be a lateral or vertical device or some other form of transistor used for amplification.
- In the case of a vertical device, the current flow direction is between the bottom and top sides of the die. The transistor die may have three terminals. For example, the bottom side of the die can be a power terminal such as the source of a power MOSFET (metal oxide semiconductor field effect transistor), or collector of an IGBT (insulated gate bipolar transistor), or anode/cathode of a power diode. The power terminal is attached to the
region 114/116/118 of thesingle metal flange 102 which is exposed by thecorresponding opening 112 in thecircuit board 108 e.g. by diffusion soldering. The gate and drain/emitter terminals in the case of a transistor die or the cathode/anode terminal in the case of a power diode die are disposed at the opposite side of the die i.e. the side facing away from thesingle metal flange 102. - In the case of a lateral device, the current flow direction is horizontal and the bottom side of the die is not active. The respective drain or collector terminal of such a device has interconnects on the top side, as well. The
circuit board 108 would then still connect the drain and gate terminal or equivalent control terminals on top of the semiconductor die. The top-side terminals of the semiconductor dies 120-142 can be attached to the to-side terminals of an adjacent die or to one of the circuit board metal traces 144, 146, 148 e.g. throughwire bonds 150. - One or more of the semiconductor dies 120-142 disposed in the
openings 112 formed in thecircuit board 108 can be a passive semiconductor die devoid of active devices such as a capacitor, resistor or an inductor die. In the case of acapacitor die single metal flange 102. The other capacitor terminal is disposed at the opposite side of the capacitor die i.e. the side facing away from thesingle metal flange 102. - The
multi-cavity package 100 can be enclosed with an optional lid so that the package is an open-cavity package. Themulti-cavity package 100 allows for a simplified product and development process by using multiple openings (cut-outs) 112 in thecircuit board 108 such that thecircuit board 108 providesopenings 112 through which passive and/or active components are attached to thesingle metal flange 102. For example in the case of twoopenings 112 in thecircuit board 108, thecircuit board 108 provides two cavities to die attach active/passive components to thesingle metal flange 102. As such, a two-stage high gain amplifier device can be provided on thesame metal flange 102 by disposing the drive stage die in one of thecircuit board openings 112 and the final stage die in theother opening 112. For such a two stage amplifier design, instead of developing the inter-stage match using a semiconductor technology such as silicon, themulti-cavity package 100 described herein enables the inter-stage match design using transmission lines formed from the circuit board metal traces 144, 146 148 and passive components mounted in the cavity or on the board and that results in significantly reduced development time. Designing circuit board based inter-stage match topologies reduces the cost of the overall product development process because expensive silicon processing is not required. Furthermore, themulti-cavity package 100 allows customized solutions for different applications by having more cavities/openings 112 in thecircuit board 108. For example, a phase shifter and/or an attenuator can be formed from one or more of the circuit board metal traces 144, 146 148. Such an implementation enables a dual-path independently controlled driver and Doherty power amplifier device. - According to the multi-cavity package embodiment shown in
FIG. 1 , one of the semiconductor dies 124 is a driver stage die of a Doherty amplifier circuit, a second one of the semiconductor dies 132 is a main (or carrier) amplifier die of the Doherty amplifier circuit, and a third one of the semiconductor dies 140 is a peaking amplifier die of the Doherty amplifier circuit. Passive semiconductor dies 120, 122, 126, 128, 130, 134, 136, 138, 142 which form part of various match networks of the Doherty amplifier circuit such as input and output match networks also can be placed in thecircuit board openings 112 and attached to thesingle metal flange 102 as shown inFIG. 1 . - One of the circuit board metal traces 146 forms an inter-stage match between the output of the driver stage die 124 and the input of the main amplifier die 132 and the input of the peaking amplifier die 140. A second one of the circuit board metal traces 148 forms a Doherty combiner electrically connected to the output of the main amplifier die 132 and the output of the peaking amplifier die 140. A third one of the circuit board metal traces 144 electrically connects the external terminal to the input of the driver stage die 124. The
third metal trace 144 can be shaped to form a phase shifter, attenuator, etc. at the input of the driver stage die 124. As such, themulti-cavity package 100 shown inFIG. 1 has the main and peaking devices (separated with a ground shield for better isolation) on asingle metal flange 102 along with aDoherty combiner 148 on the package. - The two signals output by the
Doherty amplifiers Doherty combiner 148 can include a λ/4 (quarter wave)transmission line 152 connected to the output of the peakingamplifier 140. By doing so, the Doherty amplifier outputs are brought back into phase and reactively combined. At this point, the two signals in parallel create a Z0/2 impedance where Z0 corresponds to the load impedance. TheDoherty combiner 148 can further include a λ/4 (quarter wave)transformer 154 for stepping this impedance to Z0. In a fifty ohm system, thetransformer 154 would be 35.35 ohms. TheDoherty combiner 148 can be implemented as printed transmission lines on the circuit board. Thetransformer 154 could be other impedance depending upon the impedance required at the terminal 160. - By implementing the Doherty combiner on the
circuit board 108, the impact of package parasitics on amplifier performance is reduced. Also, interface related losses between themulti-cavity package 100 and the main system board are reduced as are inconsistencies in high volume production environment, all while guarding against low yield impact. As such, the overall circuit board size can be reduced and the overall amplifier design simplified. - The
circuit board 108 can have at least onelateral extension single metal flange 102 to form an interface for attaching themulti-cavity package 100 to another structure such as another PCB, metal flange, etc. According to the embodiment shown inFIG. 1 , thecircuit board 108 has opposing first and secondlateral extensions single metal flange 102 to form two opposing interfaces for attaching themulti-cavity package 100 to one or more structures at opposing ends of themulti-cavity package 100. Theoutput metal trace 148 of thecircuit board 108 can extend onto thelateral extension 158 at the output side of themulti-cavity package 100 and/or theinput metal trace 144 of thecircuit board 108 can extend onto thelateral extension 156 at the input side of themulti-cavity package 100. Theoutput metal trace 148 provides an output electrical pathway for the Doherty amplifier circuit, and theinput metal trace 144 provides an input electrical pathway for the circuit. Eachmetal trace lateral extensions lateral extension vias 160 provide input/output points of connection to the main system board (not shown). For example, the main system board can be soldered to thecorresponding vias 160 of themulti-cavity package 100. The connection can also be provided by soldering the trace or using a single (large) filled via. -
FIG. 2 illustrates a top side perspective view of another embodiment of amulti-cavity package 200. The multi-cavity package embodiment shown inFIG. 2 is similar to the embodiment shown inFIG. 1 . Different, however, a first one of the semiconductor dies is a driver stage die 202 of a power amplifier circuit and a second one of the semiconductor dies is a power or final stage die 204 of the power amplifier circuit. One of the metal traces 206 of thecircuit board 108 forms an inter-stage match between the output of the driver stage die 202 and the input of the power stage die 204. A second one of the circuit board metal traces 208 is electrically connected to the output of the power stage die 204, and a third one of the circuit board metal traces 210 is electrically connected to the input of the driver stage die 202. In the case of an RF power amplifier circuit, thesecond metal trace 208 can be shaped in the form of an antenna which transmits an RF signal output by the power stage die 204. One or more of the semiconductor dies disposed in theopenings 112 formed in thecircuit board 108 can be passive semiconductor dies 212, 214, 216, 218 such as capacitor dies as previously described herein, which form part of the power amplifier circuit. -
FIG. 3 illustrates a top side perspective view of yet another embodiment of amulti-cavity package 300. The multi-cavity package embodiment shown inFIG. 3 is similar to the embodiment shown inFIG. 2 . Different, however, at least some of the semiconductor dies have a surface mount configuration in that these dies can be mounted or placed directly onto metal traces 206, 208, 210, 220, 222, 224, 226 of thecircuit board 108. For example, at least some of the passive components that make up the circuit such as the capacitor dies 212, 214, 216, 218 can be surface-mounted directly onto the metal traces 206, 208, 210, 220, 222, 224, 226 of thecircuit board 108 instead of thesingle metal flange 102. -
FIGS. 4A through 4D illustrate an embodiment of a method of manufacturing a multi-cavity package. - In
FIG. 4A , asingle metal flange 400 is provided which has first and second opposingmain surfaces single metal flange 400 can comprise Cu, CPC (copper, copper-molybendum, copper laminate structure) CuW, or any other suitable alloy, etc. - In
FIG. 4B , acircuit board 406 such as a PCB is attached to the firstmain surface 402 of thesingle metal flange 404 e.g. by gluing, soldering, sintering, brazing, etc. Thecircuit board 406 has a plurality of openings (cutouts) 408 which exposedifferent regions main surface 402 of thesingle metal flange 400. Thecircuit board 406 also has conductive traces (tracks) 414, 416, 418 etched from metal (e.g. copper) sheets laminated onto anon-conductive substrate 420. Thecircuit board 406 also can have at least onelateral extension single metal flange 400 to form an attachment interface. The input and/or output metal traces 414, 418 of thecircuit board 406 can extend onto the correspondinglateral extension lateral extension lateral extensions - In
FIG. 4C , a plurality of semiconductor dies 428-438 are placed in theopenings 408 in thecircuit board 406. Some or all of the semiconductor dies 428-438 are vertical and/or lateral active semiconductor dies such as power transistor dies, power diode dies, etc. and the remainder of the die(s) are passive dies such as capacitor dies as previously described herein. - In
FIG. 4D , the semiconductor dies 428-438 are attached to the firstmain surface 402 of thesingle metal flange 400 via a die attach material such as solder, diffusion soldering, sintering, adhesive, etc. Also, the semiconductor dies 428-438 are electrically interconnected through the metal traces 414, 416, 418 of the circuit board andwire bonds 440 or other types of electrical conductors to form a circuit such as a Doherty amplifier circuit, a power amplifier circuit, etc. -
FIG. 5 illustrates a side perspective view of an embodiment of a single metal flange and circuit board configuration for a multi-cavity package. The semiconductor dies and wire bond connections typically provided as part of the package are omitted inFIG. 5 for ease of illustration. Similar to the multi-cavity package embodiments previously described herein, acircuit board 500 is attached to asingle metal flange 502. Thecircuit board 500 has at least onelateral extension respective edge face single metal flange 502 to form an attachment interface for the package. Thecircuit board 500 has input and/or output metal traces 512, 514 which extend onto the correspondinglateral extension lateral extension lateral extension circuit board 500 can be soldered to the main system board along theedge face 516/518 and optionally along thebottom face 520/522 of the corresponding input/output metal trace - Spatially relative terms such as “under”, “below”, “lower”, “over”, “upper” and the like, are used for ease of description to explain the positioning of one element relative to a second element. These terms are intended to encompass different orientations of the device in addition to different orientations than those depicted in the figures. Further, terms such as “first”, “second”, and the like, are also used to describe various elements, regions, sections, etc. and are also not intended to be limiting. Like terms refer to like elements throughout the description.
- As used herein, the terms “having”, “containing”, “including”, “comprising” and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
- It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/867,801 US20220352141A1 (en) | 2015-03-31 | 2022-07-19 | Multi-Cavity Package Having Single Metal Flange |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/673,928 US10468399B2 (en) | 2015-03-31 | 2015-03-31 | Multi-cavity package having single metal flange |
US16/589,624 US11437362B2 (en) | 2015-03-31 | 2019-10-01 | Multi-cavity package having single metal flange |
US17/867,801 US20220352141A1 (en) | 2015-03-31 | 2022-07-19 | Multi-Cavity Package Having Single Metal Flange |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/589,624 Continuation US11437362B2 (en) | 2015-03-31 | 2019-10-01 | Multi-cavity package having single metal flange |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220352141A1 true US20220352141A1 (en) | 2022-11-03 |
Family
ID=56937633
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/673,928 Active 2036-10-15 US10468399B2 (en) | 2015-03-31 | 2015-03-31 | Multi-cavity package having single metal flange |
US16/589,624 Active 2035-08-27 US11437362B2 (en) | 2015-03-31 | 2019-10-01 | Multi-cavity package having single metal flange |
US17/867,801 Pending US20220352141A1 (en) | 2015-03-31 | 2022-07-19 | Multi-Cavity Package Having Single Metal Flange |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/673,928 Active 2036-10-15 US10468399B2 (en) | 2015-03-31 | 2015-03-31 | Multi-cavity package having single metal flange |
US16/589,624 Active 2035-08-27 US11437362B2 (en) | 2015-03-31 | 2019-10-01 | Multi-cavity package having single metal flange |
Country Status (4)
Country | Link |
---|---|
US (3) | US10468399B2 (en) |
KR (1) | KR101948383B1 (en) |
CN (2) | CN106024728B (en) |
DE (1) | DE102016105742B4 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9882538B2 (en) * | 2015-03-24 | 2018-01-30 | Skyworks Solutions, Inc. | Distributed output matching network for a radio frequency power amplifier module |
US10468399B2 (en) * | 2015-03-31 | 2019-11-05 | Cree, Inc. | Multi-cavity package having single metal flange |
DE112015007224B4 (en) * | 2015-12-23 | 2022-06-30 | Intel Corporation | Reverse Mounted Gull-Wing Electronics Housing |
US9774301B1 (en) * | 2016-05-17 | 2017-09-26 | Nxp Usa, Inc. | Multiple-path RF amplifiers with angularly offset signal path directions, and methods of manufacture thereof |
US10978411B2 (en) | 2016-11-18 | 2021-04-13 | Infineon Technologies Ag | RF power package having planar tuning lines |
US10332847B2 (en) | 2017-06-01 | 2019-06-25 | Infineon Technologies Ag | Semiconductor package with integrated harmonic termination feature |
US10398031B2 (en) * | 2017-09-29 | 2019-08-27 | International Business Machines Corporation | Integrating Josephson amplifiers or Josephson mixers into printed circuit boards |
KR102243628B1 (en) * | 2018-12-28 | 2021-04-23 | 주식회사 워프솔루션 | Power amplifier module package decreasable size |
DE102019000324A1 (en) | 2019-01-20 | 2020-07-23 | IAD Gesellschaft für Informatik, Automatisierung und Datenverarbeitung mbH | Transmitting and receiving device with a broadband RF power amplifier, in particular N-way Doherty amplifier with active load modulation |
US11817832B2 (en) | 2020-01-03 | 2023-11-14 | Skyworks Solutions, Inc. | Power amplifier output matching |
CN113327898B (en) * | 2020-02-28 | 2022-10-28 | 深南电路股份有限公司 | Manufacturing method of packaging structure and packaging structure |
CN113972201A (en) * | 2020-07-22 | 2022-01-25 | 苏州远创达科技有限公司 | Packaging structure and packaging method of high-power radio frequency device |
Family Cites Families (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3823467A (en) * | 1972-07-07 | 1974-07-16 | Westinghouse Electric Corp | Solid-state circuit module |
US3986196A (en) | 1975-06-30 | 1976-10-12 | Varian Associates | Through-substrate source contact for microwave FET |
WO1989006201A1 (en) * | 1987-12-31 | 1989-07-13 | Franz Kirsten Elektrotechnische Spezialfabrik | Central circuit arrangement for motor vehicles |
US5182632A (en) * | 1989-11-22 | 1993-01-26 | Tactical Fabs, Inc. | High density multichip package with interconnect structure and heatsink |
JPH06295962A (en) | 1992-10-20 | 1994-10-21 | Ibiden Co Ltd | Electronic part mounting substrate and manufacture thereof as well as electronic part mounting device |
US5414592A (en) * | 1993-03-26 | 1995-05-09 | Honeywell Inc. | Heat transforming arrangement for printed wiring boards |
US5736781A (en) * | 1993-10-18 | 1998-04-07 | Oki Electric Industry Co., Ltd. | IC module and a data carrier employing the same |
US5622588A (en) | 1995-02-02 | 1997-04-22 | Hestia Technologies, Inc. | Methods of making multi-tier laminate substrates for electronic device packaging |
US5597643A (en) | 1995-03-13 | 1997-01-28 | Hestia Technologies, Inc. | Multi-tier laminate substrate with internal heat spreader |
US5609889A (en) | 1995-05-26 | 1997-03-11 | Hestia Technologies, Inc. | Apparatus for encapsulating electronic packages |
US5754402A (en) * | 1995-06-22 | 1998-05-19 | Sumitomo Electric Industries, Ltd. | Power amplifying module |
US5843808A (en) | 1996-01-11 | 1998-12-01 | Asat, Limited | Structure and method for automated assembly of a tab grid array package |
JPH10242377A (en) | 1997-02-25 | 1998-09-11 | Hitachi Ltd | High-frequency power amplifier module |
JPH10294401A (en) * | 1997-04-21 | 1998-11-04 | Matsushita Electric Ind Co Ltd | Package and semiconductor device |
US5973389A (en) | 1997-04-22 | 1999-10-26 | International Business Machines Corporation | Semiconductor chip carrier assembly |
US6020636A (en) * | 1997-10-24 | 2000-02-01 | Eni Technologies, Inc. | Kilowatt power transistor |
JPH11211594A (en) * | 1998-01-28 | 1999-08-06 | Mitsubishi Electric Corp | Semiconductor pressure sensor |
US6329713B1 (en) | 1998-10-21 | 2001-12-11 | International Business Machines Corporation | Integrated circuit chip carrier assembly comprising a stiffener attached to a dielectric substrate |
US6261868B1 (en) | 1999-04-02 | 2001-07-17 | Motorola, Inc. | Semiconductor component and method for manufacturing the semiconductor component |
KR100335481B1 (en) | 1999-09-13 | 2002-05-04 | 김덕중 | Power device having multi-chip package structure |
US6521982B1 (en) | 2000-06-02 | 2003-02-18 | Amkor Technology, Inc. | Packaging high power integrated circuit devices |
JP2003521127A (en) * | 2000-01-28 | 2003-07-08 | エリクソン インコーポレイテッド | Multiple earth signal path LDMOS power package |
US6511866B1 (en) | 2001-07-12 | 2003-01-28 | Rjr Polymers, Inc. | Use of diverse materials in air-cavity packaging of electronic devices |
JP2003179181A (en) | 2001-12-11 | 2003-06-27 | Ngk Spark Plug Co Ltd | Resin wiring board |
JP3813098B2 (en) | 2002-02-14 | 2006-08-23 | 三菱電機株式会社 | Power semiconductor module |
DE10223035A1 (en) | 2002-05-22 | 2003-12-04 | Infineon Technologies Ag | Electronic component with cavity housing, in particular high-frequency power module |
JP4296778B2 (en) | 2002-12-17 | 2009-07-15 | 株式会社村田製作所 | Manufacturing method of surface acoustic wave device |
US7298046B2 (en) | 2003-01-10 | 2007-11-20 | Kyocera America, Inc. | Semiconductor package having non-ceramic based window frame |
US20040262781A1 (en) | 2003-06-27 | 2004-12-30 | Semiconductor Components Industries, Llc | Method for forming an encapsulated device and structure |
JP4524454B2 (en) | 2004-11-19 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | Electronic device and manufacturing method thereof |
US7961470B2 (en) * | 2006-07-19 | 2011-06-14 | Infineon Technologies Ag | Power amplifier |
US7541866B2 (en) | 2006-09-29 | 2009-06-02 | Nortel Networks Limited | Enhanced doherty amplifier with asymmetrical semiconductors |
US8067834B2 (en) * | 2007-08-21 | 2011-11-29 | Hvvi Semiconductors, Inc. | Semiconductor component |
US8338937B2 (en) | 2008-08-07 | 2012-12-25 | Estivation Properties Llc | Flange package for a semiconductor device |
US8013429B2 (en) | 2009-07-14 | 2011-09-06 | Infineon Technologies Ag | Air cavity package with copper heat sink and ceramic window frame |
US8110915B2 (en) | 2009-10-16 | 2012-02-07 | Infineon Technologies Ag | Open cavity leadless surface mountable package for high power RF applications |
US9083284B2 (en) * | 2011-03-07 | 2015-07-14 | Intel Corporation | Wide-band multi stage Doherty power amplifier |
CN102158190A (en) | 2011-04-29 | 2011-08-17 | 中兴通讯股份有限公司 | Doherty power amplifier and implementation method thereof |
US8928404B2 (en) * | 2011-05-13 | 2015-01-06 | Intel Corporation | Amplifier performance stabilization through preparatory phase |
JP5765174B2 (en) * | 2011-09-30 | 2015-08-19 | 富士通株式会社 | Electronic equipment |
DE102012112327A1 (en) | 2011-12-15 | 2013-06-20 | Infineon Technologies Ag | Packaging integrated circuit by fabricating package module from successive build-up layers having circuit interconnections, and forming cavity on top-side of package module |
US8698291B2 (en) | 2011-12-15 | 2014-04-15 | Freescale Semiconductor, Inc. | Packaged leadless semiconductor device |
US8907467B2 (en) * | 2012-03-28 | 2014-12-09 | Infineon Technologies Ag | PCB based RF-power package window frame |
US9077285B2 (en) | 2012-04-06 | 2015-07-07 | Freescale Semiconductor, Inc. | Electronic devices with multiple amplifier stages and methods of their manufacture |
US8803302B2 (en) | 2012-05-31 | 2014-08-12 | Freescale Semiconductor, Inc. | System, method and apparatus for leadless surface mounted semiconductor package |
US9281283B2 (en) | 2012-09-12 | 2016-03-08 | Freescale Semiconductor, Inc. | Semiconductor devices with impedance matching-circuits |
US8816775B2 (en) | 2012-09-13 | 2014-08-26 | Freescale Semiconductor, Inc. | Quiescent current determination using in-package voltage measurements |
JP5970316B2 (en) | 2012-09-26 | 2016-08-17 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US9105629B2 (en) | 2013-03-07 | 2015-08-11 | International Business Machines Corporation | Selective area heating for 3D chip stack |
US9240390B2 (en) | 2013-06-27 | 2016-01-19 | Freescale Semiconductor, Inc. | Semiconductor packages having wire bond wall to reduce coupling |
US9177943B2 (en) * | 2013-10-15 | 2015-11-03 | Ixys Corporation | Power device cassette with auxiliary emitter contact |
US9401682B2 (en) * | 2014-04-17 | 2016-07-26 | Freescale Semiconductor, Inc. | Structure for a radio frequency power amplifier module within a radio frequency power amplifier package |
US10468399B2 (en) * | 2015-03-31 | 2019-11-05 | Cree, Inc. | Multi-cavity package having single metal flange |
US9818659B2 (en) | 2015-10-12 | 2017-11-14 | Deca Technologies Inc. | Multi-die package comprising unit specific alignment and unit specific routing |
-
2015
- 2015-03-31 US US14/673,928 patent/US10468399B2/en active Active
-
2016
- 2016-03-30 CN CN201610190845.0A patent/CN106024728B/en active Active
- 2016-03-30 DE DE102016105742.8A patent/DE102016105742B4/en active Active
- 2016-03-30 KR KR1020160038369A patent/KR101948383B1/en active IP Right Grant
- 2016-03-30 CN CN201811554861.9A patent/CN109616451B/en active Active
-
2019
- 2019-10-01 US US16/589,624 patent/US11437362B2/en active Active
-
2022
- 2022-07-19 US US17/867,801 patent/US20220352141A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN109616451B (en) | 2023-04-14 |
US20160294340A1 (en) | 2016-10-06 |
KR20160117335A (en) | 2016-10-10 |
CN106024728A (en) | 2016-10-12 |
DE102016105742B4 (en) | 2022-01-20 |
CN109616451A (en) | 2019-04-12 |
US10468399B2 (en) | 2019-11-05 |
US11437362B2 (en) | 2022-09-06 |
CN106024728B (en) | 2019-01-22 |
US20200035660A1 (en) | 2020-01-30 |
DE102016105742A1 (en) | 2016-10-06 |
KR101948383B1 (en) | 2019-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11437362B2 (en) | Multi-cavity package having single metal flange | |
US10375833B2 (en) | Methods of manufacturing packaged electronic devices with top terminations | |
US7154760B2 (en) | Power amplifier module | |
US7453147B2 (en) | Semiconductor device, its manufacturing method, and radio communication device | |
US20060171130A1 (en) | Semiconductor module | |
US20070053167A1 (en) | Electronic circuit module and manufacturing method thereof | |
US11329025B2 (en) | Multi-chip package with reinforced isolation | |
US11121099B2 (en) | Semiconductor device | |
US8476755B2 (en) | High frequency ceramic package and fabrication method for the same | |
JP2010186959A (en) | Semiconductor package, and method of fabricating the same | |
JP7091555B2 (en) | Power amplifier | |
CN114696863A (en) | High frequency module | |
JP2006086329A (en) | Power amplifier module | |
JPH0927507A (en) | Semiconductor device | |
NL2027022B1 (en) | Electronic package and device comprising the same | |
JP2023133676A (en) | Semiconductor device and method of manufacturing the same | |
JP6206798B2 (en) | Semiconductor device | |
JP2022096842A (en) | Semiconductor device | |
JP2000068329A (en) | Semiconductor integrated device | |
WO2004073064A1 (en) | Semiconductor device | |
JP2005303184A (en) | Semiconductor module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CREE, INC., NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:060546/0096 Effective date: 20180306 Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOMPOSCH, ALEXANDER;GOZZI, CRISTIAN;BLAIR, CYNTHIA;AND OTHERS;SIGNING DATES FROM 20150502 TO 20150505;REEL/FRAME:060545/0701 Owner name: WOLFSPEED, INC., NORTH CAROLINA Free format text: CHANGE OF NAME;ASSIGNOR:CREE, INC.;REEL/FRAME:060727/0193 Effective date: 20211001 Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AMERICAS CORP.;REEL/FRAME:060727/0054 Effective date: 20151208 Owner name: INFINEON TECHNOLOGIES AMERICAS CORP., CALIFORNIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:060545/0865 Effective date: 20150929 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNOR:WOLFSPEED, INC.;REEL/FRAME:064185/0755 Effective date: 20230623 |