US20220310291A1 - Multilayer electronic component production method - Google Patents
Multilayer electronic component production method Download PDFInfo
- Publication number
- US20220310291A1 US20220310291A1 US17/838,961 US202217838961A US2022310291A1 US 20220310291 A1 US20220310291 A1 US 20220310291A1 US 202217838961 A US202217838961 A US 202217838961A US 2022310291 A1 US2022310291 A1 US 2022310291A1
- Authority
- US
- United States
- Prior art keywords
- electronic component
- external electrode
- multilayer electronic
- sintered body
- external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 claims abstract description 25
- 239000011521 glass Substances 0.000 claims abstract description 9
- 229910000679 solder Inorganic materials 0.000 claims description 3
- 229910052709 silver Inorganic materials 0.000 claims description 2
- 239000004332 silver Substances 0.000 claims description 2
- 239000011248 coating agent Substances 0.000 abstract description 7
- 238000000576 coating method Methods 0.000 abstract description 7
- 239000000919 ceramic Substances 0.000 abstract description 4
- 239000004065 semiconductor Substances 0.000 abstract description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 239000000377 silicon dioxide Substances 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 6
- 239000011230 binding agent Substances 0.000 description 5
- 239000000843 powder Substances 0.000 description 5
- 239000002003 electrode paste Substances 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 239000011787 zinc oxide Substances 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 238000003618 dip coating Methods 0.000 description 2
- 229910000906 Bronze Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 229910000416 bismuth oxide Inorganic materials 0.000 description 1
- 239000010974 bronze Substances 0.000 description 1
- 239000003985 ceramic capacitor Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- TYIXMATWDRGMPF-UHFFFAOYSA-N dibismuth;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Bi+3].[Bi+3] TYIXMATWDRGMPF-UHFFFAOYSA-N 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000004014 plasticizer Substances 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/30—Apparatus or processes specially adapted for manufacturing resistors adapted for baking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C1/00—Details
- H01C1/14—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
- H01C1/148—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals embracing or surrounding the resistive element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
- H01C17/281—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals by thick film techniques
- H01C17/283—Precursor compositions therefor, e.g. pastes, inks, glass frits
- H01C17/285—Precursor compositions therefor, e.g. pastes, inks, glass frits applied to zinc or cadmium oxide resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/1006—Thick film varistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/18—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
- H01C17/281—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals by thick film techniques
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
Definitions
- the present invention relates to a method of producing a multilayer electronic component used in various electronic equipment.
- a sintered body that includes semiconductor ceramic layers and an internal electrode which are alternately stacked on one another is prepared.
- a first external electrode is formed on a side surface of the sintered body such that the first external electrode is connected to the internal electrode.
- An insulating layer is formed on a surface of the sintered body by applying a glass coating over an entire of the sintered body having the formed first external electrode. The insulating layer is exposed from the first external electrode.
- a second external electrode is formed on the first external electrode.
- FIG. 1A is a perspective view of a multilayer electronic component according to an exemplary embodiment.
- FIG. 1B is a cross-sectional view of the multilayer electronic component along line 1 B- 1 B shown in FIG. 1A .
- FIG. 2 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating a method of producing the component.
- FIG. 3 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component.
- FIG. 4 is a cross-sectional view illustrating the method of producing the multilayer electronic component according to the exemplary embodiment.
- FIG. 5 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component.
- FIG. 6 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component.
- FIG. 7 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component.
- FIG. 8 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component.
- FIG. 1A is a perspective view of multilayer electronic component 1000 according to an exemplary embodiment.
- FIG. 1B is a cross-sectional view of multilayer electronic component 1000 along line 1 B-shown in FIG. 1A .
- multilayer electronic component 1000 is a multilayer ceramic varistor.
- Multilayer electronic component 1000 includes sintered body 11 , insulating layer 15 provided on sintered body 11 , external electrodes 13 A and 13 B provided on sintered body 11 , external electrode 14 A provided on external electrode 13 A, external electrode 14 B provided on external electrode 13 B, plated layer 16 A provided on external electrode 14 A, plated layer 16 B provided on external electrode 14 B, bonding material 18 A provided on plated layer 16 A, bonding material 18 B provided on plated layer 16 B, lead terminal 17 A bonded to plated layer 16 A, i.e., to external electrode 14 A, with bonding material 18 A; and lead terminal 17 B bonded to plated layer 16 B, or to external electrode 14 B, with bonding material 18 B.
- Sintered body 11 includes insulating layers 22 and internal electrodes 12 A and 12 B which are alternately laminated.
- Sintered body 11 has side surface 11 A from which internal electrodes 12 A are exposed, side surface 11 B from which internal electrodes 12 B are exposed, mount surface 11 C which is connected to side surfaces 11 A and 11 B, opposite surface 11 D which is connected to side surfaces 11 A and 11 B and which is opposite to mount surface 11 C, surface 11 E which is connected to side surfaces 11 A and 11 B, mount surface 11 C and opposite surface 11 D, and surface 11 F which is connected to side surfaces 11 A and 11 B, mount surface 11 C and opposite surface 11 D and which is opposite to surface 11 E.
- Insulating layers 15 are provided on mount surface 11 C, opposite surface 11 D, surface 11 E, and surface 11 F of sintered body 11 .
- Multilayer electronic component 1000 is configured to be mounted on mounting body 2001 , such as a circuit board, by connecting lead terminals 17 A and 17 B to mounting body 2001 .
- FIGS. 2 to 8 are cross-sectional views of multilayer electronic component 1000 for illustrating a method of producing multilayer electronic component 1000 .
- a mixture material which is obtained by adding bismuth oxide or the like, plasticizer, binder or the like to zinc oxide is shaped into have a sheet shape to form plural green sheets 122 .
- Silver powder is mixed with binder or the like to form internal electrode paste 112 .
- Internal electrode paste 112 for internal electrodes is printed on green sheets 122 , and then, green sheets 122 are laminated such that green sheets 122 and the printed layers of internal electrode paste 112 are alternately arranged. Then, the thus obtained multilayer product is divided into pieces to obtain plural multilayer bodies 111 each having a structure shown in FIG. 2 .
- Multilayer bodies 111 are fired at 900° C. to obtain plural sintered bodies 11 .
- each sintered body 11 as shown in FIG. 2 is obtained. Internal electrodes 12 A are not exposed from side surface 11 B, and internal electrodes 12 B are not exposed from side surface 11 A.
- Each sintered body 11 has a size of 7 mm wide, 9 mm long and 3 mm high.
- a conductive paste is prepared by mixing silver powder with a binder or the like.
- sintered bodies 11 are arranged such that side surfaces 11 A from which internal electrodes 12 A are exposed are aligned with one another, and side surfaces 11 B from which internal electrodes 12 B are exposed are aligned with one another.
- the conductive paste is printed on side surfaces 11 A and 11 B of each sintered body 11 so as to cover the exposed internal electrodes 12 A and 12 B, respectively.
- each sintered body 11 is fired at about 800° C. so that the printed conductive paste is baked to form external electrodes 13 A and 13 B to obtain intermediate component 1001 .
- external electrodes 13 A and 13 B directly contact internal electrodes 12 A and 12 B, respectively, hence providing stable electrical connection of external electrodes 13 A and 13 B to internal electrodes 12 A and 12 B.
- Each of external electrodes 13 A and 13 B has a thickness of about 20 ⁇ m.
- Electrical characteristics of multilayer electronic component 1000 depend on regions of insulating layers 22 sandwiched between internal electrodes 12 A and 12 B.
- the conductive paste obtained by mixing silver powder with the binder to form external electrodes 13 A and 13 B prevents undesired matters, such as dielectric matters, other than the conductive silver powder that would affect the electrical characteristics of multilayer electronic component 1000 from diffusing into these regions. Accordingly, stable electrical characteristics of multilayer electronic component 1000 can be obtained.
- Coating liquid 501 for glass coating is prepared.
- Coating liquid 501 is a suspension of silica powder 502 including, e.g. sub-micrometer-size silica powder 502 and solvent medium 503 having silica powder 502 dispersed therein.
- intermediate component 1001 or sintered body 11 , having external electrodes 13 A and 13 B formed thereon is dipped into coating liquid 501 to apply a glass coating over an entire of intermediate component 1001 .
- silica powder 502 is attached to surfaces of external electrodes 13 A and 13 B and surfaces 11 C to 11 F of sintered body 11 (refer to FIGS. 1A and 1B ).
- intermediate component 1002 is heated at about 900° C. to form intermediate component 1002 , as shown in FIG. 5 .
- Silica powder 502 attached to the zinc oxide body, or surfaces 11 C to 11 D, of sintered body 11 reacts with zinc of zinc oxide to form stable insulating layer 15 on entire surfaces 11 C to 11 D of sintered body 11 .
- Stable insulating layer 15 on entire surfaces 11 C to 11 D excluding external electrodes 13 A and 13 B and exposed from external electrodes 13 A and 13 B provides multilayer electronic component 1000 with reliability.
- silica is attached onto surfaces of external electrodes 13 A and 13 B to form silica layers 51 A and 51 B, respectively.
- a mixture paste is prepared by mixing silver powder, a glass frit, and a binder or the like.
- sintered bodies 11 , or intermediate components 1002 are arranged such that the side surfaces having external electrodes 13 A formed thereon are aligned with one another, and the side surfaces having external electrode 13 B formed thereon are aligned with one another.
- the mixture paste is applied onto external electrodes 13 A and 13 B to completely cover external electrodes 13 A and 13 B such that external electrodes 13 A and 13 B are not exposed.
- intermediate components 1002 are fired at about 700° C. so that the applied mixture paste is baked to form external electrodes 14 A and 14 B shown in FIG. 6 .
- External electrodes 14 A and 14 B has larger areas than external electrodes 13 A and 13 B, and consequently, surround external electrodes 13 A and 13 B, respectively. At this moment, a part of silica in silica layers 51 A and 51 B attached onto surfaces of external electrodes 13 A and 13 B are dispersed into the mixture paste, or into the glass frit in external electrodes 14 A and 14 B. This configuration allows external electrodes 13 A and 13 B to be electrically connected with external electrodes 14 A and 14 B reliably.
- a preferable method of applying the mixture paste to external electrodes 13 A and 13 B is a printing method, but a dip coating method may also be used. In the case of the dip coating method, however, the mixture paste is preferably applied substantially only onto the side surfaces of intermediate component 1002 . Since the silver paste containing a glass frit is employed to form external electrodes 14 A and 14 B, external electrodes 14 A and 14 B can be fixed to external electrodes 13 A and 13 B and sintered body 11 with a sufficient fixing strength.
- plated layers 16 A and 16 B are formed on external electrodes 14 A and 14 B, respectively, by electroplating to form individual component 1003 , as shown in FIG. 7 .
- Each plated layer 16 A ( 16 B) has a double-layer structure constituted by a nickel plated layer formed on external electrode 14 A ( 14 B) and a tin plated layer formed on the nickel plated layer.
- the nickel plated layer has a thickness of about 3 ⁇ m
- the tin plated layer has a thickness of about 5 ⁇ m.
- Lead terminals 17 A and 17 B are prepared by pressing a plate of iron or phosphor bronze to have predetermined shapes and then folding the punched plates to have an L-shape. Each of lead terminals 17 A and 17 B is coated with a plated layer of nickel and tin, and are respectively provided with bonding layers 18 A and 18 B made of bonding material, such as solder, on regions which configured to contact external electrodes 14 A and 14 B. Next, as shown in FIG. 8 , lead terminals 17 A and 17 B are connected to plated layers 16 A and 16 B, i.e., to external electrodes 14 A and 14 B, respectively.
- Multilayer electronic component 1000 with the lead terminals can be obtained by placing lead terminals 17 A and 17 B so that bonding layers 18 A and 18 B contact external electrodes 14 A and 14 B, respectively, and heating bonding layers 18 A and 18 B with laser beam or the like to melt the solders of bonding layers 18 A and 18 B so that lead terminals 17 A and 17 B are connected to external electrodes 14 A and 14 B, respectively.
- the printing method forming external electrodes 13 A and 13 B and external electrodes 14 A and 14 B allows surfaces of external electrodes 14 A and 14 B (plated layers 16 A and 16 B) contacting lead terminals 17 A and 17 B to be flat.
- bonding layers 18 A and 18 B wet and spread along lead terminals 17 A and 17 B from side surfaces 11 A and 11 B to expand beyond mount surface 11 C of sintered body 11 toward mounting body 2001 .
- This configuration disperses stresses from lead terminals 17 A and 17 B, enhancing the reliability of multilayer electronic component 1000 .
- Individual component 1003 shown in FIGS. 7 and 8 has mounting surface 53 C and opposite surface 53 D which is opposite to mounting surface 53 C configured to face mounting body 2001 , such as a circuit board, when multilayer electronic component 1000 is mounted onto mounting body 2001 .
- individual component 2001 is placed so that opposite surface 53 D faces downward and contacts reference surface 54 , and respective ends 117 A and 117 B of lead terminals 17 A and 17 B contact reference surface 54 to be aligned with opposite surface 53 D.
- lead terminals 17 A and 17 B are connected to external electrodes 14 A and 14 B.
- This method provides external electrodes 14 A and 14 B such that almost no part of external electrodes 14 A and 14 B contact opposite surface 53 D. Accordingly, the above-described alignment allows lead terminals 17 A and 17 B to be reliably attached to predetermined positions, thus allowing multilayer electronic component 1000 to be mounted accurately and easily.
- the conventional surface mount electronic component with lead terminals is produced by attaching the lead terminals to ordinary surface mount electronic components.
- electrodes are formed on the mount surface of the electronic component by a dipping method or the like. Accordingly, the electrodes are formed not only on the mount surface, but also on other surfaces, such as an upper surface and side surfaces of the electronic component.
- multilayer electronic component 1000 according to the embodiment is mounted on mounting body 2001 accurately and easily.
- individual component 1003 contacts reference surface 54 at a part which is opposite to mounting surface 53 C and farthest from mounting surface 53 C.
- plated layers 16 A and 16 B contact reference surface 54 .
- insulating layer 15 is provided preferably on a side opposite to mounting surface 53 C and farther from mounting surface 53 C than external electrodes 14 A and 14 B are.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Capacitors (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Thermistors And Varistors (AREA)
- Details Of Resistors (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
Abstract
A sintered body that includes semiconductor ceramic layers and an internal electrode which are alternately stacked on one another is prepared. A first external electrode is formed on a side surface of the sintered body such that the first external electrode is connected to the internal electrode. An insulating layer is formed on a surface of the sintered body by applying a glass coating over an entire of the sintered body having the formed first external electrode. The insulating layer is exposed from the first external electrode. A second external electrode is formed on the first external electrode. This method provides the produced multilayer electronic component with a stable electric connection between the internal electrodes and the external electrodes.
Description
- This is a Divisional of U.S. patent application Ser. No. 16/622,572, filed on Dec. 13, 2019, which is the U.S. National Phase under 35 U.S.C. § 371 of International Patent Application No. PCT/JP2018/034534, filed on Sep. 19, 2019, which in turn claims priority to Japanese Patent Application No. 2017-197380, filed on Oct. 11, 2017. The entire disclosures of these applications are incorporated by reference herein.
- The present invention relates to a method of producing a multilayer electronic component used in various electronic equipment.
- Recently, there are various electronic components used as surface mount components, such, for example, as multilayer ceramic capacitors and multilayer ceramic varistors. There is a problem which does not occur in a case where the size of these electronic components is small, but which would likely occur as the size of the electronic components increases to increase capacitance or to increase current. Specifically, in a case where the size of the electronic component is increased, a mechanical stress is caused due to the difference in linear expansion coefficient between the circuit board material and the ceramic material, which would likely cause the electronic component to be broken. To avoid this problem, in some conventional electronic components, lead terminals made by machining a metal plate are attached to external terminals at both end surfaces of each electronic component, and the electronic component is mounted via these lead terminals.
- A conventional electronic component similar to the above-described electronic component is disclosed in PTL 1.
-
- PTL 1: Japanese Patent Laid-Open Publication No. 2000-306764
- A sintered body that includes semiconductor ceramic layers and an internal electrode which are alternately stacked on one another is prepared. A first external electrode is formed on a side surface of the sintered body such that the first external electrode is connected to the internal electrode. An insulating layer is formed on a surface of the sintered body by applying a glass coating over an entire of the sintered body having the formed first external electrode. The insulating layer is exposed from the first external electrode. A second external electrode is formed on the first external electrode. This method provides the produced multilayer electronic component with a stable electric connection between the internal electrodes and the external electrodes.
-
FIG. 1A is a perspective view of a multilayer electronic component according to an exemplary embodiment. -
FIG. 1B is a cross-sectional view of the multilayer electronic component alongline 1B-1B shown inFIG. 1A . -
FIG. 2 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating a method of producing the component. -
FIG. 3 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component. -
FIG. 4 is a cross-sectional view illustrating the method of producing the multilayer electronic component according to the exemplary embodiment. -
FIG. 5 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component. -
FIG. 6 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component. -
FIG. 7 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component. -
FIG. 8 is a cross-sectional view of the multilayer electronic component according to the embodiment for illustrating the method of producing the component. -
FIG. 1A is a perspective view of multilayerelectronic component 1000 according to an exemplary embodiment.FIG. 1B is a cross-sectional view of multilayerelectronic component 1000 alongline 1B-shown inFIG. 1A . In accordance with the exemplary embodiment, multilayerelectronic component 1000 is a multilayer ceramic varistor. - Multilayer
electronic component 1000 includes sinteredbody 11,insulating layer 15 provided onsintered body 11,external electrodes sintered body 11,external electrode 14A provided onexternal electrode 13A,external electrode 14B provided onexternal electrode 13B, platedlayer 16A provided onexternal electrode 14A, platedlayer 16B provided onexternal electrode 14B,bonding material 18A provided onplated layer 16A,bonding material 18B provided onplated layer 16B,lead terminal 17A bonded to platedlayer 16A, i.e., toexternal electrode 14A, withbonding material 18A; andlead terminal 17B bonded to platedlayer 16B, or toexternal electrode 14B, withbonding material 18B. Sinteredbody 11 includesinsulating layers 22 andinternal electrodes body 11 hasside surface 11A from whichinternal electrodes 12A are exposed,side surface 11B from whichinternal electrodes 12B are exposed,mount surface 11C which is connected toside surfaces opposite surface 11D which is connected toside surfaces mount surface 11C,surface 11E which is connected toside surfaces mount surface 11C andopposite surface 11D, andsurface 11F which is connected toside surfaces mount surface 11C andopposite surface 11D and which is opposite tosurface 11E.Insulating layers 15 are provided onmount surface 11C,opposite surface 11D,surface 11E, andsurface 11F of sinteredbody 11. Multilayerelectronic component 1000 is configured to be mounted onmounting body 2001, such as a circuit board, by connectinglead terminals body 2001. - A method of producing multilayer
electronic component 1000 will be described below.FIGS. 2 to 8 are cross-sectional views of multilayerelectronic component 1000 for illustrating a method of producing multilayerelectronic component 1000. - A mixture material which is obtained by adding bismuth oxide or the like, plasticizer, binder or the like to zinc oxide is shaped into have a sheet shape to form plural
green sheets 122. Silver powder is mixed with binder or the like to forminternal electrode paste 112.Internal electrode paste 112 for internal electrodes is printed ongreen sheets 122, and then,green sheets 122 are laminated such thatgreen sheets 122 and the printed layers ofinternal electrode paste 112 are alternately arranged. Then, the thus obtained multilayer product is divided into pieces to obtainplural multilayer bodies 111 each having a structure shown inFIG. 2 .Multilayer bodies 111 are fired at 900° C. to obtain pluralsintered bodies 11. In this process,green sheets 122 andinternal electrode paste 112 are fired simultaneously to becomeinsulating layers 22 andinternal electrodes bodies 11 are mixed with abrasive and agitated so as to chamfer corners of each sinteredbody 11 and causeinternal electrodes opposite side surfaces body 11. As a result of the above-described processes, each sinteredbody 11 as shown inFIG. 2 is obtained.Internal electrodes 12A are not exposed fromside surface 11B, andinternal electrodes 12B are not exposed fromside surface 11A. Each sinteredbody 11 has a size of 7 mm wide, 9 mm long and 3 mm high. - A conductive paste is prepared by mixing silver powder with a binder or the like. Next, sintered
bodies 11 are arranged such thatside surfaces 11A from whichinternal electrodes 12A are exposed are aligned with one another, andside surfaces 11B from whichinternal electrodes 12B are exposed are aligned with one another. Then, the conductive paste is printed onside surfaces body 11 so as to cover the exposedinternal electrodes body 11 is fired at about 800° C. so that the printed conductive paste is baked to formexternal electrodes intermediate component 1001. In this process,external electrodes internal electrodes external electrodes internal electrodes external electrodes electronic component 1000 depend on regions of insulatinglayers 22 sandwiched betweeninternal electrodes external electrodes electronic component 1000 from diffusing into these regions. Accordingly, stable electrical characteristics of multilayerelectronic component 1000 can be obtained. - As shown in
FIG. 4 ,coating liquid 501 for glass coating is prepared.Coating liquid 501 is a suspension ofsilica powder 502 including, e.g. sub-micrometer-size silica powder 502 andsolvent medium 503 havingsilica powder 502 dispersed therein. Next, as shown inFIG. 4 ,intermediate component 1001, or sinteredbody 11, havingexternal electrodes coating liquid 501 to apply a glass coating over an entire ofintermediate component 1001. In this process,silica powder 502 is attached to surfaces ofexternal electrodes surfaces 11C to 11F of sintered body 11 (refer toFIGS. 1A and 1B ). Then, the entire of glass-coatedintermediate component 1001 is heated at about 900° C. to formintermediate component 1002, as shown inFIG. 5 .Silica powder 502 attached to the zinc oxide body, or surfaces 11C to 11D, ofsintered body 11 reacts with zinc of zinc oxide to form stable insulatinglayer 15 onentire surfaces 11C to 11D ofsintered body 11. Stable insulatinglayer 15 onentire surfaces 11C to 11D excludingexternal electrodes external electrodes electronic component 1000 with reliability. Inintermediate component 1002 shown inFIG. 5 , silica is attached onto surfaces ofexternal electrodes silica layers 51A and 51B, respectively. - A mixture paste is prepared by mixing silver powder, a glass frit, and a binder or the like. Next, sintered
bodies 11, orintermediate components 1002, are arranged such that the side surfaces havingexternal electrodes 13A formed thereon are aligned with one another, and the side surfaces havingexternal electrode 13B formed thereon are aligned with one another. Then, the mixture paste is applied ontoexternal electrodes external electrodes external electrodes intermediate components 1002 are fired at about 700° C. so that the applied mixture paste is baked to formexternal electrodes FIG. 6 .External electrodes external electrodes external electrodes silica layers 51A and 51B attached onto surfaces ofexternal electrodes external electrodes external electrodes external electrodes external electrodes intermediate component 1002. Since the silver paste containing a glass frit is employed to formexternal electrodes external electrodes external electrodes body 11 with a sufficient fixing strength. - Next, plated
layers external electrodes individual component 1003, as shown inFIG. 7 . Each platedlayer 16A (16B) has a double-layer structure constituted by a nickel plated layer formed onexternal electrode 14A (14B) and a tin plated layer formed on the nickel plated layer. In accordance with the embodiment, the nickel plated layer has a thickness of about 3 μm, and the tin plated layer has a thickness of about 5 μm. -
Lead terminals lead terminals bonding layers external electrodes FIG. 8 ,lead terminals layers external electrodes electronic component 1000 with the lead terminals can be obtained by placinglead terminals external electrodes heating bonding layers bonding layers lead terminals external electrodes external electrodes external electrodes external electrodes layers lead terminals bonding layers lead terminals side surfaces mount surface 11C ofsintered body 11 toward mountingbody 2001. This configuration disperses stresses fromlead terminals electronic component 1000. -
Individual component 1003 shown inFIGS. 7 and 8 has mountingsurface 53C andopposite surface 53D which is opposite to mountingsurface 53C configured to face mountingbody 2001, such as a circuit board, when multilayerelectronic component 1000 is mounted onto mountingbody 2001. In a process of connectinglead terminals external electrodes individual component 2001 is placed so thatopposite surface 53D faces downward and contacts referencesurface 54, andrespective ends lead terminals contact reference surface 54 to be aligned withopposite surface 53D. In this condition,lead terminals external electrodes external electrodes external electrodes surface 53D. Accordingly, the above-described alignment allowslead terminals electronic component 1000 to be mounted accurately and easily. - In a case where a position error is produced during attaching lead terminals to the above-described conventional electronic component, a problem described below would occur when the electronic component is mounted on a circuit board. The conventional surface mount electronic component with lead terminals is produced by attaching the lead terminals to ordinary surface mount electronic components. In order to mount the electronic component on a circuit board, electrodes are formed on the mount surface of the electronic component by a dipping method or the like. Accordingly, the electrodes are formed not only on the mount surface, but also on other surfaces, such as an upper surface and side surfaces of the electronic component. When the lead terminals are attached to the electronic component with reference to the outer shape of the electronic component, position errors may be produced due to thickness variations of the electrodes.
- On the other hand, multilayer
electronic component 1000 according to the embodiment is mounted on mountingbody 2001 accurately and easily. - In a process of
positioning lead terminals individual component 1003 contacts referencesurface 54 at a part which is opposite to mountingsurface 53C and farthest from mountingsurface 53C. Inindividual component 1003 shown inFIG. 8 , platedlayers contact reference surface 54. In accordance with the embodiment, in order to surely prevent positional variations oflead terminals sintered body 11, insulatinglayer 15 is provided preferably on a side opposite to mountingsurface 53C and farther from mountingsurface 53C thanexternal electrodes -
- 11 sintered body
- 12A, 12B internal electrode
- 13A, 13B external electrode (first external electrode)
- 14A, 14B external electrode (second external electrode)
- 15 insulating layer
- 16A, 16B plated layer
- 17A, 17B lead terminal
- 18A, 18B bonding layer
Claims (4)
1. A method of producing a multilayer electronic component, comprising:
providing a sintered body including an internal electrode therein;
forming a first external electrode on a side surface of the sintered body by a printing method;
forming a second external electrode on the first external electrode by a printing method; and
connecting a lead terminal with a plate shape to the second external electrode.
2. A multilayer electronic component configured to be mounted to the mounting body, the multilayer electronic component comprising:
an individual component including:
a sintered body including an internal electrode provided therein, and
an external electrode provided on a side surface of the sintered body, the first external electrode being connected to the internal electrode, the first external electrode containing silver and not containing glass frit;
a bonding layer provided on the external electrode; and
a lead terminal connected to the external terminal via the bonding layer, second external electrode provided on the first external electrode via the insulating layer, the second external electrode having a plate shape, wherein:
the individual component has a mount surface facing the mounting body while the multilayer electronic component is mounted to the mounting body, and
while the multilayer electronic component is mounted to the mounting body, the bonding layer expands beyond the mount surface along the lead terminal from the external electrode.
3. The multilayer electronic component of claim 2 , wherein the bonding layer contains solder.
4. The multilayer electronic component of claim 2 , wherein the lead terminal is bent to have an L-shape.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/838,961 US20220310291A1 (en) | 2017-10-11 | 2022-06-13 | Multilayer electronic component production method |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-197380 | 2017-10-11 | ||
JP2017197380 | 2017-10-11 | ||
PCT/JP2018/034534 WO2019073762A1 (en) | 2017-10-11 | 2018-09-19 | Layered electronic component production method |
US201916622572A | 2019-12-13 | 2019-12-13 | |
US17/838,961 US20220310291A1 (en) | 2017-10-11 | 2022-06-13 | Multilayer electronic component production method |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/622,572 Division US11387023B2 (en) | 2017-10-11 | 2018-09-19 | Multilayer electronic component production method |
PCT/JP2018/034534 Division WO2019073762A1 (en) | 2017-10-11 | 2018-09-19 | Layered electronic component production method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220310291A1 true US20220310291A1 (en) | 2022-09-29 |
Family
ID=66100032
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/622,572 Active 2039-08-12 US11387023B2 (en) | 2017-10-11 | 2018-09-19 | Multilayer electronic component production method |
US17/838,961 Abandoned US20220310291A1 (en) | 2017-10-11 | 2022-06-13 | Multilayer electronic component production method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/622,572 Active 2039-08-12 US11387023B2 (en) | 2017-10-11 | 2018-09-19 | Multilayer electronic component production method |
Country Status (4)
Country | Link |
---|---|
US (2) | US11387023B2 (en) |
JP (2) | JP7361250B2 (en) |
CN (1) | CN110945605B (en) |
WO (1) | WO2019073762A1 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080239621A1 (en) * | 2007-03-29 | 2008-10-02 | Azizuddin Tajuddin | Clip-on leadframe |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58111915U (en) * | 1982-01-25 | 1983-07-30 | 日本電気株式会社 | Multilayer ceramic capacitor |
JPS6284921U (en) * | 1985-11-15 | 1987-05-30 | ||
JP3640273B2 (en) * | 1995-03-24 | 2005-04-20 | Tdk株式会社 | Multilayer varistor |
DE69632659T2 (en) * | 1995-03-24 | 2005-06-09 | Tdk Corp. | multilayer varistor |
JP2000164406A (en) * | 1998-11-25 | 2000-06-16 | Murata Mfg Co Ltd | Chip type electronic part and manufacture thereof |
JP2000223359A (en) | 1999-01-29 | 2000-08-11 | Murata Mfg Co Ltd | Ceramic electronic component |
JP2000235932A (en) | 1999-02-16 | 2000-08-29 | Murata Mfg Co Ltd | Ceramic electronic component |
JP2000306764A (en) | 1999-04-23 | 2000-11-02 | Murata Mfg Co Ltd | Ceramic electronic component and production thereof |
JP3476800B2 (en) * | 2001-08-22 | 2003-12-10 | Tdk株式会社 | Radial lead type multilayer ceramic electronic components |
JP4978307B2 (en) * | 2007-05-24 | 2012-07-18 | 株式会社村田製作所 | Electronic component with lead wire, and method for manufacturing electronic component with lead wire |
JP5353251B2 (en) * | 2009-01-07 | 2013-11-27 | Tdk株式会社 | Multilayer capacitor and multilayer capacitor mounting structure |
JP5664574B2 (en) | 2011-03-18 | 2015-02-04 | 株式会社村田製作所 | Multilayer ceramic capacitor |
JP5375877B2 (en) * | 2011-05-25 | 2013-12-25 | Tdk株式会社 | Multilayer capacitor and multilayer capacitor manufacturing method |
CN203085375U (en) * | 2012-12-24 | 2013-07-24 | 日科能高电子(苏州)有限公司 | Pin cutter of aluminum electrolytic capacitor |
JP2015012052A (en) | 2013-06-27 | 2015-01-19 | 株式会社村田製作所 | Ceramic thermistor |
JP6295803B2 (en) | 2014-04-24 | 2018-03-20 | 株式会社Lib総合開発 | Method for producing lithium oxyfluorophosphate |
JP6620413B2 (en) | 2015-03-30 | 2019-12-18 | 日本ケミコン株式会社 | Capacitor and manufacturing method thereof |
CN205752078U (en) * | 2016-05-10 | 2016-11-30 | 南京萨特科技发展有限公司 | Pin configuration heavy-current micro fuse |
CN106024231B (en) * | 2016-05-27 | 2018-07-10 | 辰硕电子(九江)有限公司 | A kind of preparation method of zinc oxide varistor tile |
JP7034613B2 (en) * | 2017-06-29 | 2022-03-14 | 太陽誘電株式会社 | Ceramic electronic components and their manufacturing methods, as well as electronic component mounting boards |
-
2018
- 2018-09-19 WO PCT/JP2018/034534 patent/WO2019073762A1/en active Application Filing
- 2018-09-19 JP JP2019547963A patent/JP7361250B2/en active Active
- 2018-09-19 CN CN201880048740.9A patent/CN110945605B/en active Active
- 2018-09-19 US US16/622,572 patent/US11387023B2/en active Active
-
2022
- 2022-06-13 US US17/838,961 patent/US20220310291A1/en not_active Abandoned
- 2022-08-25 JP JP2022133821A patent/JP7394292B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080239621A1 (en) * | 2007-03-29 | 2008-10-02 | Azizuddin Tajuddin | Clip-on leadframe |
Also Published As
Publication number | Publication date |
---|---|
JP7394292B2 (en) | 2023-12-08 |
JPWO2019073762A1 (en) | 2020-09-17 |
US20200194151A1 (en) | 2020-06-18 |
JP2022166301A (en) | 2022-11-01 |
WO2019073762A1 (en) | 2019-04-18 |
CN110945605B (en) | 2023-01-03 |
US11387023B2 (en) | 2022-07-12 |
CN110945605A (en) | 2020-03-31 |
JP7361250B2 (en) | 2023-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8130484B2 (en) | Monolithic ceramic electronic component and mounting structure thereof | |
JP3376971B2 (en) | Ceramic electronic components | |
US10964478B2 (en) | Multilayer ceramic electronic component including organic layers having different coverage rates and mount structure therefor | |
KR101031111B1 (en) | Complex Ceramic Chip Component capable for surface-mounting | |
JP2019004080A (en) | Electronic component, electronic device, and manufacturing method of electronic component | |
KR20000031022A (en) | Array type multi chip parts | |
JPH0278211A (en) | Laminated ceramic capacitor | |
JP2000306764A (en) | Ceramic electronic component and production thereof | |
CN109859948B (en) | Ceramic electronic component | |
JP7183664B2 (en) | electronic components | |
US6839218B2 (en) | Ceramic electronic component having lead wires | |
US20180254147A1 (en) | Face Down MLCC | |
JP7331622B2 (en) | multilayer ceramic electronic components | |
US20220310291A1 (en) | Multilayer electronic component production method | |
JP2001015371A (en) | Chip-type ceramic electronic component and manufacture thereof | |
JPS63153870A (en) | Electrostrictive effect element | |
JP7055588B2 (en) | Electronic components | |
JP7012219B2 (en) | Manufacturing method of laminated varistor | |
JP7300589B2 (en) | Laminated varistor manufacturing method and laminated varistor | |
KR20140148157A (en) | Fabricating method of multilayered ceramic electronic component and multilayered ceramic electronic component by fabricating the same | |
US12020850B2 (en) | Multilayer coil component | |
JP2018198249A (en) | Wiring board | |
US20230073043A1 (en) | Electronic component with metal terminal, connection structure, and method for manufacturing connection structure | |
JPH10241908A (en) | Composite element and its manufacturing method | |
CN117393322A (en) | Multilayer ceramic capacitor and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |