US20210327875A1 - Semiconductor structure and methods for manufacturing the same - Google Patents
Semiconductor structure and methods for manufacturing the same Download PDFInfo
- Publication number
- US20210327875A1 US20210327875A1 US16/854,161 US202016854161A US2021327875A1 US 20210327875 A1 US20210327875 A1 US 20210327875A1 US 202016854161 A US202016854161 A US 202016854161A US 2021327875 A1 US2021327875 A1 US 2021327875A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor structure
- gate electrode
- substrate
- layer
- epitaxial layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 162
- 238000000034 method Methods 0.000 title claims description 113
- 238000004519 manufacturing process Methods 0.000 title claims description 44
- 239000000758 substrate Substances 0.000 claims abstract description 96
- 238000002955 isolation Methods 0.000 claims abstract description 48
- 239000010410 layer Substances 0.000 claims description 272
- 239000000463 material Substances 0.000 claims description 30
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 11
- 239000011229 interlayer Substances 0.000 claims description 11
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 230000008569 process Effects 0.000 description 48
- 230000004888 barrier function Effects 0.000 description 22
- 238000005530 etching Methods 0.000 description 20
- 238000005229 chemical vapour deposition Methods 0.000 description 17
- 230000003071 parasitic effect Effects 0.000 description 17
- 239000004020 conductor Substances 0.000 description 12
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 238000000151 deposition Methods 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 6
- 238000001451 molecular beam epitaxy Methods 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 229910002601 GaN Inorganic materials 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 5
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 4
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 4
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 239000002131 composite material Substances 0.000 description 4
- 238000011049 filling Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 3
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- -1 InAlAs Chemical compound 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 229910010293 ceramic material Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910008814 WSi2 Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000001017 electron-beam sputter deposition Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- KDLHZDBZIXYQEI-UHFFFAOYSA-N palladium Substances [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 230000005533 two-dimensional electron gas Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/095—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30612—Etching of AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8252—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/26—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/452—Ohmic electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
- H01L29/475—Schottky barrier electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0883—Combination of depletion and enhancement field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- the disclosure relates to a semiconductor structure and methods of manufacturing the same, and it relates to a semiconductor structure suitable for high-voltage operation and methods of manufacturing the same.
- MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
- HEMTs high-electron mobility transistors
- SiP system in package
- IC integrated circuit
- SoC system on chip
- electrical connection between two components (e.g. chips) by wire bonding will produce parasitic inductance and parasitic capacitance, thereby inducing more serious noise.
- a change rate of input current (L*di/dt) for a semiconductor structure when a change rate of input current (L*di/dt) for a semiconductor structure is high, it causes short duration electrical transients in current (also known as spike of current), which further limits the operation frequency of the semiconductor structure. Furthermore, if the swing of the spike of current is too large, it may reach or exceed threshold voltages of the components (e.g. chips) and causes damage to the components (e.g. chips).
- a semiconductor structure includes a substrate having a first region and a second region, and an epitaxial layer above the substrate.
- the semiconductor structure also includes a first device on the first region of the substrate, and a second device on the second region of the substrate.
- the first device includes a first gate electrode on the epitaxial layer, a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode, wherein a dielectric layer is disposed on the epitaxial layer and covers the first gate electrode.
- the second device includes a second gate electrode disposed on the dielectric layer, a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode.
- the semiconductor structure further includes an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure.
- the first gate electrode includes a p-type doping gallium nitride (GaN) material
- the second gate electrode includes metal or polysilicon.
- the second gate electrode of the second device is electrically connected to the first source electrode of the first device.
- the isolation structure penetrates through the epitaxial layer and contacts the top surface of the substrate.
- the semiconductor structure further includes a seed layer disposed on the substrate, wherein the epitaxial layer is disposed on the seed layer.
- the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts the top surface of the substrate.
- the first source electrode comprises two first conducting portions electrically connected to each other, and the first device further comprises a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
- the second source electrode comprises two of the second conducting portions electrically connected to each other, and the second device further comprises a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
- the first device is a high-voltage enhancement mode transistor
- the second device is a high-voltage depletion mode transistor
- the semiconductor structure further includes an interlayer dielectric layer on the epitaxial layer and covering the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
- the semiconductor structure further includes a third device on the second region of the substrate.
- the third device includes a third gate electrode on the dielectric layer, a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode, wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
- the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
- the semiconductor structure further includes another isolation structure disposed on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by the aforementioned another isolation structure.
- the first device is a high-voltage enhancement mode transistor
- the second device and the third device are high-voltage depletion mode transistors.
- the substrate includes a base and an insulating layer disposed on the base, and the epitaxial layer is disposed on the insulating layer.
- a method includes providing a substrate, wherein the substrate has a first region and a second region.
- the method includes forming an epitaxial layer above the substrate, and forming an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure.
- the method also includes forming a first device on the first region of the substrate, and forming a second device on the second region of the substrate.
- the first device includes a first gate electrode on the epitaxial layer, a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode, wherein a dielectric layer is disposed on the epitaxial layer and covers the first gate electrode.
- the second device includes a second gate electrode disposed on the dielectric layer, a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode.
- the method for manufacturing a semiconductor structure further includes electrically connecting the second gate electrode of the second device to the first source electrode of the first device.
- the isolation structure penetrates through the epitaxial layer and contacts the top surface of the substrate.
- the method for manufacturing a semiconductor structure further includes forming a seed layer on the substrate, wherein the epitaxial layer is formed on the seed layer.
- the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts the top surface of the substrate.
- the first source electrode comprises two of the first conducting portions electrically connected to each other, and the first device further includes a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
- the second source electrode comprises two of the second conducting portions electrically connected to each other, and the second device further includes a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
- the first device is a high-voltage enhancement mode transistor
- the second device is a high-voltage depletion mode transistor
- the semiconductor structure further includes an interlayer dielectric layer on the epitaxial layer, the interlayer dielectric layer covers the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
- the method for manufacturing the semiconductor structure further includes forming a third device on the second region of the substrate, and the third device includes a third gate electrode on the dielectric layer, a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode, wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
- the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
- the method for manufacturing the semiconductor structure in some embodiments further includes forming another isolation structure on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by the aforementioned another isolation structure.
- the first device is a high-voltage enhancement mode transistor
- the second device and the third device are high-voltage depletion mode transistors.
- FIG. 1A - FIG. 1G illustrate cross-sectional views of intermediate steps of a method for manufacturing a semiconductor structure as shown in FIG. 1G , in accordance with some embodiments of the present disclosure
- FIG. 2 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure
- FIG. 3 is a cross-sectional view of another semiconductor structure in accordance with some embodiments of the present disclosure.
- FIG. 4 is an equivalent circuit diagram of a semiconductor structure in accordance with some embodiments of the present disclosure.
- FIG. 5 is a cross-sectional view of still another semiconductor structure in accordance with some other embodiments of the present disclosure.
- FIG. 6 is a cross-sectional view of yet another semiconductor structure in accordance with some other embodiments of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numbers and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Embodiments provide semiconductor structures and methods for manufacturing the same.
- the semiconductor structure includes several devices cascaded to each other and constructed on the same substrate. Also, the portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by one or more isolation structures.
- the semiconductor structure can be used in high-voltage applications or ultra-high-voltage applications without the need to form a thick epitaxial layer.
- the epitaxial layer with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of the epitaxial layer 111 on the substrate 100 , thereby reducing the stress generated by the epitaxial layer on the substrate.
- each device included in the semiconductor structure can be a device that merely withstands a voltage lower than an operation voltage.
- a high-voltage application can be implemented by cascading the devices of the semiconductor structure.
- a semiconductor structure includes one enhancement mode (E-mode) transistor and one or more depletion mode (D-mode) transistors cascaded to each other.
- the method for manufacturing the semiconductor structure in accordance with some embodiments is a method for fabricating a system on chip (SoC).
- SoC system on chip
- the cascaded devices (such as transistors) of the semiconductor structure do not use the bonding wires for electrical connections, which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires) and reduce the spike of current (typically causing by a high change rate of input current (di/dt)).
- the electrical performance of the semiconductor structure can be further improved. Accordingly, the electrical characteristics and the product reliability of the semiconductor structures, in accordance with some embodiments, can be significantly improved.
- a high electron mobility transistor (HEMT) is used to illustrate a semiconductor structure.
- HEMT high electron mobility transistor
- the present disclosure is not limited thereto. Some embodiments of the present disclosure can be applied to other types of semiconductor structures.
- FIG. 1A - FIG. 1G illustrate cross-sectional views of intermediate steps of a method for manufacturing a semiconductor structure as shown in FIG. 1G , in accordance with some embodiments of the present disclosure.
- a substrate 100 is provided.
- the substrate 100 includes a base 101 and an insulating layer 102 disposed on the base 101 .
- An insulating surface of the substrate 100 is provided by the insulating layer 102 .
- the substrate 100 includes a base 101 and a composite layer encapsulating the base 101 .
- the composite layer covers all of the surfaces (including the top surface, the bottom surface and all of the side surfaces) of the base 101 , thereby forming the insulating layer 102 on the base 101 as depicted in FIG. 1A .
- the base 101 of the substrate 100 includes a ceramic material.
- the ceramic material may include a metal inorganic material.
- the base 101 includes silicon carbide (SiC), aluminum nitride (AlN), sapphire, or another suitable material.
- the aforementioned sapphire base may comprise aluminum oxide.
- the composite layer encapsulating the base 101 includes a single insulating material layer, several insulating material layers and/or another suitable material layer.
- the insulating layer may include an oxide, a nitride, an oxynitride, or another suitable material.
- the substrate 100 may include silicon (Si), silicon carbide (SiC), gallium nitride (GaN), silicon dioxide (SiO2), sapphire or a combination thereof.
- the substrate 100 is a silicon-on-insulator (SOI) substrate; that is, the substrate 100 includes a silicon base and an insulating layer on the silicon base.
- SOI silicon-on-insulator
- a portion of the insulating layer 102 above the base 101 is exemplified in FIG. 1A - FIG. 1G for illustration.
- the substrate 100 may be a single-layer substrate or a multi-layer substrate.
- the substrate 100 is not limited to a silicon-on-insulator (SOI) substrate, and can be a silicon wafer or a ceramic substrate.
- the substrate 100 has a first region 100 A and a second region 100 B.
- the first region 100 A of the substrate 100 is a region for forming a first device DE 1
- the second region 100 B of the substrate 100 is a region for forming a second device DE 2
- the devices formed in the first region 100 A and the second region 100 B are constructed as high electron mobility transistors (HEMTs). Additionally, the positions of the first region 100 A and the second region 100 B can be arbitrarily selected and adjusted according to the configuration requirements of the semiconductor structures. In some embodiments, the first region 100 A is adjacent to the second region 100 B.
- a seed layer 104 is formed on the substrate 100 , and an epitaxial layer 111 is formed on the seed layer 104 , as shown in FIG. 1A .
- the seed layer 104 is made of silicon (Si) or another applicable material.
- the methods for forming the seed layer 104 include a selective epitaxial growth (SEG) process, a chemical vapor deposition (CVD) process, a molecular beam epitaxy (MBE) process, deposition of doped amorphous semiconductor (e.g., Si) followed by a solid-phase epitaxial recrystallization (SPER) step, methods of directly pasting seed crystals, or another applicable process.
- the CVD process may include a vapor-phase epitaxy (VPE) process, a low pressure CVD (LPCVD) process, an ultra-high vacuum CVD (UHV-CVD) process, or another applicable process.
- VPE vapor-phase epitaxy
- LPCVD low pressure CVD
- UHV-CVD ultra-high vacuum CVD
- the epitaxial layer 111 of an exemplified HEMT structure includes a buffer layer 106 , a channel layer 108 and a barrier layer 110 , as shown in FIG. 1A .
- a buffer layer 106 is formed on the seed layer 104 using an epitaxial growth process. Formation of the buffer layer 106 may be helpful to mitigate the strain on a channel layer 108 that is subsequently formed on the buffer layer 106 , and to prevent defects from forming in the overlying channel layer 108 .
- the buffer layer 106 includes AlN, GaN, Al x Ga 1-x N (wherein 0 ⁇ x ⁇ 1), a combination of thereof, or the like.
- the buffer layer 106 may be formed using a process such as hydride vapor phase epitaxy (HVPE), molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), a combination thereof, or the like.
- HVPE hydride vapor phase epitaxy
- MBE molecular beam epitaxy
- MOCVD metal organic chemical vapor deposition
- the channel layer 108 includes an undoped III-V group compound semiconductor material.
- the channel layer 108 is made of undoped GaN, but the present disclosure is not limited thereto.
- the channel layer 108 includes AlGaN, AlN, GaAs, GaInP, AlGaAs, InP, InAlAs, InGaAs, other applicable III-V group compound materials, or a combination thereof.
- the channel layer 108 is formed using a molecular-beam epitaxy method (MBE), a hydride vapor phase epitaxy method (HVPE), a metalorganic chemical vapor deposition method (MOCVD), other applicable methods, or a combination thereof.
- MBE molecular-beam epitaxy method
- HVPE hydride vapor phase epitaxy method
- MOCVD metalorganic chemical vapor deposition method
- the barrier layer 110 includes an undoped III-V group compound semiconductor material.
- the barrier layer 110 includes undoped Al x Ga 1-x N (wherein 0 ⁇ x ⁇ 1), but the present disclosure is not limited thereto.
- the barrier layer 110 includes GaN, AlN, GaAs, GaInP, AlGaAs, InP, InAlAs, InGaAs, other applicable III-V group compound materials, or a combination thereof.
- the barrier layer 110 may be formed using a molecular-beam epitaxy method (MBE), a metalorganic chemical vapor deposition method (MOCVD), a hydride vapor phase epitaxy method (HVPE), other applicable methods, or a combination thereof.
- MBE molecular-beam epitaxy method
- MOCVD metalorganic chemical vapor deposition method
- HVPE hydride vapor phase epitaxy method
- the channel layer 108 and the barrier layer 110 include different materials from each other such that a heterojunction is formed between the channel layer 108 and the barrier layer 110 . Therefore, a two-dimensional electron gas (2DEG) which is generated by the band gap between the hetero-materials may be formed at the interface between the channel layer 108 and the barrier layer 110 .
- the semiconductor structures such as high electron mobility transistors (HEMTs), may utilize 2DEG as conductive carriers.
- the epitaxial layer 111 is a GaN-containing composite layer.
- the present disclosure is not limited thereto.
- the epitaxial layer 111 may further include other films and/or layers.
- a carbon-doped layer is further formed between the buffer layer 106 and the channel layer 108 to increase the breakdown voltage of the semiconductor structure.
- a trench 112 h is formed that penetrates through the epitaxial layer 111 until it reaches the top surface of the substrate 100 .
- the trench 112 h penetrates through the barrier layer 110 , the channel layer 108 , the buffer layer 106 and the seed layer 104 , and the trench 112 h contacts the insulating layer 102 on the base 101 .
- the top surface 102 a of the insulating layer 102 is regarded as the top surface of the substrate 100 .
- the trench 112 h is a portion of a closed trench viewed from the top of the substrate 100 , wherein the closed trench defines the first region 100 A and the second region 100 B.
- the method for forming the trench 112 h may include forming a mask layer (not shown) on the barrier layer 110 . Then, the mask layer is patterned by performing a patterning process such that a patterned mask (not shown) is formed.
- the patterning process includes a photolithography process and an etching process.
- the photolithography process includes photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking).
- the etching process includes a dry etching process or a wet etching process. As a result, a portion of the barrier layer 110 is exposed by the patterned mask.
- the trench 112 h is formed by using the patterned mask as a mask and performing a dry etching process, a wet etching process, or a combination thereof.
- the trench 112 h is filled with one or more insulating materials to form an isolation structure 112 .
- a first gate electrode 113 is formed on the epitaxial layer 111 (such as on the barrier layer 110 ), as shown in FIG. 1C .
- one or more insulating materials for filling the trench 112 h may include a nitride, an oxide, or another suitable material to form the isolation structure 112 .
- the isolation structure 112 with one or more insulating materials can be formed by atomic layer deposition (ALD), chemical vapor deposition (CVD), spin-on glass (SOG), flowable chemical vapor deposition (FCVD), high density plasma chemical vapor deposition (HDPCVD), or the like.
- the isolation structure 112 includes a liner on the sidewalls of the trench 112 h.
- the isolation structure 112 is one portion of a closed structure, wherein the closed structure defines the first region 100 A and the second region 100 B of the substrate 100 , and isolates the first region 100 A from the second region 100 B.
- the leftmost isolation structure 112 and the middle isolation structure 112 are a portion of the left sidewall and a portion of the right sidewall of the closed structure surrounding the first region 100 A, respectively.
- the middle isolation structure 112 and the rightmost isolation structure 112 in FIG. 1B are a portion of the left sidewall and a portion of the right sidewall of the closed structure surrounding the second region 100 B, respectively.
- a shape of the closed structure in a top view shape is square, rectangular, or other suitable shapes.
- the top-view shape of the closed structure and a surrounding area of the closed structure i.e. that is, the dimensions of the first region 100 A and the second region 100 B
- the top-view shape of the closed structure and a surrounding area of the closed structure are not specifically limited, and those can be arbitrarily changed and adjusted according to the configuration requirements of the semiconductor structures in the applications.
- a first gate electrode 113 is formed on the barrier layer 110 in the first region 100 A, and a first dielectric layer 114 is then formed on the barrier layer 110 .
- the first dielectric layer 114 conformally covers the isolation structure 112 and the first gate electrode 113 .
- the first gate electrode 113 directly contacts the barrier layer 110 .
- the first gate electrode 113 is made of p-type doped gallium nitride (GaN).
- the first gate electrode 113 includes aluminium gallium nitride (AlGaN), gallium nitride (GaN), aluminium nitride (AlN), gallium arsenide (GaAs), gallium indium phosphide (GaInP), aluminium gallium arsenide (AlGaAs), indium phosphide (InP), indium aluminum arsenide (InAlAs), indium gallium arsenide (InGaAs), another applicable III-V group compound material, or a combination thereof with p-type dopants.
- the methods for forming the first gate electrode 113 may include the aforementioned deposition or epitaxy processes, and ion implantation or in-situ doping processes.
- the first dielectric layer 114 may be made of silicon oxide, silicon nitride, silicon oxynitride, a combination thereof or another applicable material. Moreover, the first dielectric layer 114 may be formed by a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process, an atomic layer deposition (ALD) process, a high density plasma chemical vapor deposition (HDPCVD) process, or a combination thereof.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- HDPCVD high density plasma chemical vapor deposition
- a second gate electrode 115 is formed on the first dielectric layer 114 within the second region 100 B, and a second dielectric layer 116 is formed on the first dielectric layer 114 .
- the second gate electrode 115 directly contacts the first dielectric layer 114 .
- the second dielectric layer 116 conformally covers the isolation structure 112 and the second gate electrode 115 .
- the second gate electrode 115 is made of metal materials, metal silicide, polysilicon, other suitable conductive materials, or a combination thereof.
- the metal materials can be nickel (Ni), gold (Au), another suitable metal, or a combination thereof.
- the second gate electrode 115 may be formed by an atomic layer deposition (ALD) process, a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process (such as sputtering deposition), or a combination thereof.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- the methods and materials for forming the second dielectric layer 116 may be similar to, or the same as the methods and materials for forming the first dielectric layer 114 , and are not repeated herein.
- the first gate electrode 113 is a p-type doping gallium nitride (GaN) gate electrode.
- the first gate electrode 113 , the first source electrode 121 and the first drain electrode 123 ( FIG. 1F ) subsequently formed at two opposite sides of the first gate electrode 113 may form an enhancement mode (E-mode) device.
- the second gate electrode 115 is a metal gate electrode.
- the second gate electrode 115 , the second source electrode 125 and the second drain electrode 127 ( FIG. 1F ) subsequently formed at two opposite sides of the second gate electrode 115 may form a depletion mode (D-mode) device.
- D-mode depletion mode
- one or more patterning steps are performed on the related material layers such as the second dielectric layer 116 , the first dielectric layer 114 and the barrier layer 110 to form openings.
- the openings 121 h and 123 h are formed in the first region 100 A
- the openings 125 h and 127 h are formed in the second region 100 B.
- the openings 121 h and 123 h in the first region 100 A are positioned at two opposite sides of the first gate electrode 113 for forming a source and a drain of a first device DE 1 .
- the openings 125 h and 127 h in the second region 100 B are positioned at two opposite sides of the second gate electrode 115 for forming a source and a drain of a second device DE 2 .
- the openings 121 h , 123 h , 125 h and 127 h are extended to the barrier layer 110 to expose the channel layer 108 .
- the openings 121 h , 123 h , 125 h and 127 h are simultaneously formed by using a mask layer (not shown) and an etching process.
- the etching process may be a dry etching process, such as reactive ion etching (RIE), electron cyclotron resonance (ECR) etching, inductively-coupled plasma (ICP) etching, or the like.
- etching equipment includes an etching chamber, a gas supply system, a bias power generator, a wafer platform, a shower head and an etching endpoint detector.
- the gas supply system provides an etchant which is used in the etching process.
- the bias power generator applies a bias power to the etching chamber to generate a bias electric field between an upper electrode (generally disposed at the top of the etching chamber) and a lower electrode (generally disposed inside of the wafer platform) of the etching equipment.
- the etchant is evenly dispersed into the etching chamber through the shower head.
- the etching endpoint detector of the etching equipment may monitor in real time the etching signals of the desired material layer to be removed in an etching process.
- the etchant is accelerated by the bias electric field in the etching chamber, and in the direction toward the wafer platform to anisotropically etch the second dielectric layer 116 , the first dielectric layer 114 and the barrier layer 110 .
- an ashing process can be performed to remove the mask layer.
- the source electrodes and the drain electrodes of the first device and the second device are formed simultaneously by depositing a conductive material in the openings 121 h , 123 h , 125 h and 127 h following by a patterning process.
- the first source electrode 121 and the first drain electrode 123 in the first region 100 A can be formed by depositing the conductive material in the openings 121 h and 123 h , respectively.
- the second source electrode 125 and the second drain electrode 127 in the second region 100 B can be formed by depositing the conductive material in the openings 125 h and 127 h , respectively.
- the conductive material deposited in the openings 121 h , 123 h , 125 h and 127 h include Au, Ni, Pt, Pd, Ir, Ti, Cr, W, Al, Cu, TaN, TiN, WSi 2 , a combination thereof, or the like.
- the first source electrode 121 and the first drain electrode 123 in the first region 100 A are formed on the channel layer 108 and electrically connected to the channel layer 108 .
- the second source electrode 125 and the second drain electrode 127 in the second region 100 B are formed on the channel layer 108 and electrically connected to the channel layer 108 .
- the conductive material of the source electrodes and the drain electrodes may be formed by atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), electron beam evaporation, sputtering, or the like.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- electron beam evaporation electron beam evaporation
- sputtering or the like.
- a high-temperature thermal process such as an annealing process is performed to form source/drain ohmic contacts.
- the high-temperature thermal process is a rapid thermal annealing process.
- the first device DE 1 in the first region 100 A includes the first gate electrode 113 , the first source electrode 121 and the first drain electrode 123 .
- the second device DE 2 in the second region 100 B includes the second gate electrode 115 , the second source electrode 125 and the second drain electrode 127 .
- the first device DE 1 is an enhancement mode (E-mode; also known as a normally-off device) high electron mobility transistor (HEMT), and the second device DE 2 is a depletion mode (D-mode) HEMT.
- E-mode also known as a normally-off device
- HEMT high electron mobility transistor
- D-mode depletion mode
- the first drain electrode 123 of the first device DE 1 (in the first region 100 A) is electrically connected to the second source electrode 125 of the second device DE 2 (in the second region 100 B).
- the first drain electrode 123 in the first region 100 A is electrically connected to the second source electrode 125 in the second region 100 B by a connecting portion 124 .
- the connecting portion 124 , the first drain electrode 123 and the second source electrode 125 are made of the same conductive material.
- a third dielectric layer 118 is formed on the second dielectric layer 116 .
- the third dielectric layer 118 conformably covers the first device DE 1 and the second device DE 2 .
- the first dielectric layer 114 , the second dielectric layer 116 and the third dielectric layer 118 form an interlayer dielectric (ILD) layer.
- the methods and materials for forming the third dielectric layer 118 may be similar to, or the same as the methods and materials for forming the second dielectric layer 116 and the first dielectric layer 114 , and are not repeated herein.
- the conductive vias 121 V and 113 V are formed on the first source electrode 121 and the first gate electrode 113 of the first device DE 1 , respectively.
- the conductive vias 115 V and 127 V are formed on the second gate electrode 115 and the second drain electrode 127 of the second device DE 2 , respectively.
- the second gate electrode 115 of the second device DE 2 is electrically connected to the first source electrode 121 of the first device DE 1 by a connecting portion 129 . It is noted that the connecting portion 129 as depicted in FIG. 1G does not electrically contact the conductive via 113 V on the first gate electrode 113 .
- the methods and materials for forming the conductive vias 121 V, 113 V, 115 V, 127 V and the connecting portion 129 may be similar to, or the same as the methods and materials for forming the source electrodes/drain electrodes (materials filling into the opening 121 h , 123 h , 125 h and 127 h ) and the connecting portion 124 , and are not repeated herein.
- the second gate electrode 115 of the second device DE 2 in the second region 100 B is electrically connected to the first source electrode 121 of the first device DE 1 in the first region 100 A. As shown in FIG. 1G , the second gate electrode 115 is electrically connected to the first source electrode 121 by the connecting portion 129 .
- the conductive vias 121 V, 113 V, 115 V, 127 V and the connecting portion 124 are made of the same conductive material.
- the device formed in the first region 100 A is an enhancement mode (E-mode) device (e.g. the first device DE 1 is an enhancement mode HEMT), and the device formed in the second region 100 B is a depletion mode (D-mode) device (e.g. the second device DE 2 is a depletion mode HEMT), wherein the first drain electrode 123 in the first region 100 A is electrically connected to the second source electrode 125 in the second region 100 B.
- E-mode enhancement mode
- D-mode depletion mode
- the second gate electrode 115 of the second device DE 2 in the second region 100 B is electrically connected to the first source electrode 121 of the first device DE 1 in the first region 100 A.
- related voltages are applied to the terminals S, G, D, respectively.
- a source voltage is applied to the terminal S and reaches the first source electrode 121 through the conductive vias 121 V
- a gate voltage is applied to the terminal G and reaches the first gate electrode 113 through the conductive vias 113 V
- a drain voltage is applied to the terminal D and reaches the second drain electrode 127 through the conductive vias 127 V.
- the first device DE 1 functions as a switch, such that the second device DE 2 can be turned off by the first device DE 1 (Vgs ⁇ 0).
- each of the first device DE 1 and the second device DE 2 to withstand about 650V of operation is constructed on the same substrate, thereby implementing the high-voltage applications (of about 1200V-1300V). That is, the epitaxial layer 111 only needs to withstand about 650V of operation.
- each of the first drain electrode 123 and the second source electrode 125 electrically connected to each other is at about 600V.
- the semiconductor structure 10 including several devices connected to each other as a cascade can efficiently implement the high-voltage applications or ultra-high voltage applications without forming a very thick epitaxial layer 111 .
- the original thickness 5 ⁇ m to 10 ⁇ m of the epitaxial layer 111 can be effectively reduced to about 1 ⁇ m to 5 ⁇ m by coupling the first deice DE 1 to the second device DE 2 .
- the epitaxial layer 111 with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of the epitaxial layer 111 on the substrate 100 and eases the stress generated by the epitaxial layer 111 on the substrate 100 . Accordingly, the epitaxial layer 111 peeling off the substrate 100 can be effectively prevented.
- the semiconductor structure provided in some embodiments of the present disclosure can reduce the production cost and increase the product reliability.
- the first device DE 1 and the second device DE 2 can be constructed on the same substrate 100 .
- the portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by an isolation structure 112 .
- the devices in the different regions are electrically connected to each other by the connecting portions 124 and 129 (such as metal wires).
- SiP system in package
- the method for manufacturing the semiconductor structure in some embodiments does not use bonding wires for coupling the different devices (e.g. transistors), which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires), and reduce the spike of current (typically causing by a high change rate of input current (di/dt)).
- the spike of current swing typically causing by a high change rate of input current (di/dt)
- the electrical characteristics and the product reliability of the semiconductor structures in some embodiments of the present disclosure can be significantly improved.
- D-mode depletion mode
- FIG. 2 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure.
- the difference between the semiconductor structure 20 in FIG. 2 and the semiconductor structure 10 in FIG. 1G is that two depletion mode (D-mode) devices connected to each other as a cascade are formed in the second region 100 B of the semiconductor structure 20 in FIG. 2 , thereby further reducing the sustaining voltage required for each of the transistors.
- the semiconductor structure 20 with two D-mode devices in the second region 100 B, as shown in FIG. 2 can increases the voltage applied to the semiconductor structure 20 .
- similar or the same reference numbers are used to designate the similar or the identical features/components in FIG. 2 and FIG. 1A - FIG. 1G , and the description of the similar or the identical features/components are not repeated herein.
- the semiconductor structure 20 includes an enhancement mode (E-mode) transistor such as a first device DE 1 disposed in the first region 100 A, and two depletion mode (D-mode) transistors such as a second device DE 2 and a third device DE 3 disposed in the second region 100 B. Also, the semiconductor structure 20 further includes another isolation structure 112 on the substrate 100 , and the portions of the epitaxial layer 111 respectively corresponding to the second device DE 2 and the third device DE 3 are isolated from each other by this isolation structure 112 .
- the first device DE 1 is an enhancement mode (E-mode) high electron mobility transistor (HEMT), and the second device DE 2 and the third device DE 3 are depletion mode (D-mode) HEMTs.
- E-mode enhancement mode
- HEMT high electron mobility transistor
- D-mode depletion mode
- the third device DE 3 includes the third gate electrode 115 - 2 , the third source electrode 125 - 2 and the third drain electrode 127 - 2 .
- the third gate electrode 115 - 2 is formed on the first dielectric layer 114 .
- the third source electrode 125 - 2 and the third drain electrode 127 - 2 are positioned at two opposite sides of the third gate electrode 115 - 2 .
- the third source electrode 125 - 2 and the third drain electrode 127 - 2 are extended to the barrier layer 110 and contact the channel layer 108 .
- the components of the third device DE 3 , the materials and processes used to form the third device DE 3 may be similar to, or the same as, those used to form the second device DE 2 , and are not repeated herein.
- the electrical connections between the three devices are similar to the electrical connections described in the aforementioned example.
- the first drain electrode 123 of the first device DE 1 is electrically connected to the second source electrode 125 of the second device DE 2
- the second drain electrode 127 of the second device DE 2 is electrically connected to the third source electrode 125 - 2 of the third device DE 3 .
- the gate electrode of the device (such as the D-mode transistor) in the second region 100 B of the substrate 100 is electrically connected to the source electrode of another device, such as the transistor disposed adjacently.
- the second gate electrode 115 of the second device DE 2 is electrically connected to the first source electrode 121 of the first device DE 1
- the third gate electrode 115 - 2 of the third device DE 3 is electrically connected to the second source electrode 125 of the second device DE 2 .
- the first device DE 1 functions as a switch of the semiconductor structure 20 , such that the second device DE 2 and the third device DE 3 can be turned off by the first device DE 1 .
- the epitaxial layer 111 only needs to withstand about 450V of operation.
- the first device DE 1 , the second device DE 2 and the third device DE 3 can be formed on the same substrate and a high-voltage application of about 1200V can be implemented by constructing each of those devices capable of withstanding about 450V of operation.
- each of the first drain electrode 123 and the second source electrode 125 electrically connected to each other is at about 800V, while each of the second drain electrode 127 and the third source electrode 125 - 2 is at about 400V.
- n depletion mode (D-mode) devices are formed in the second region 100 B and connected to each other as a cascade, wherein n is a positive integer that is equal to or greater than 3.
- FIG. 3 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure.
- the features/components in FIG. 3 similar or identical to the features/components in FIG. 2 and FIG. 1A - FIG. 1G are designated with similar or the same reference numbers, and the description of those similar or the identical features/components are not repeated herein.
- the semiconductor structure 30 includes an enhancement mode (E-mode) transistor such as a first device DE 1 disposed in the first region 100 A, and n depletion mode (D-mode) transistors such as a second device DE 2 , a third device DE 3 , . . . and a (n+1)-th device DE (n+1) disposed in the second region 100 B, wherein n is a positive integer that is equal to or greater than 3.
- the semiconductor structure 30 includes several isolation structures 112 on the substrate 100 , and the portions of the epitaxial layer 111 respectively corresponding to those devices are isolated from each other by the isolation structures 112 .
- the first device DE 1 is an enhancement mode (E-mode) high electron mobility transistor (HEMT), and the second device DE 2 , the third device DE 3 , . . . and the (n+1)-th device DE (n+1) are depletion mode (D-mode) HEMTs.
- E-mode enhancement mode
- HEMT high electron mobility transistor
- D-mode depletion mode
- those devices disposed in the second region 100 B include similar components and configurations.
- the (n+1)-th device DE (n+1) include the (n+1)-th gate electrode 115 - n , the (n+1)-th source electrode 125 - n and the (n+1)-th drain electrode 127 - n .
- the (n+1)-th gate electrode 115 - n is formed on the first dielectric layer 114 .
- the (n+1)-th source electrode 125 - n and the (n+1)-th drain electrode 127 - n are positioned at two opposite sides of the (n+1)-th gate electrode 115 - n .
- the (n+1)-th source electrode 125 - n and the (n+1)-th drain electrode 127 - n are extended to the barrier layer 110 and contact the channel layer 108 .
- the components, materials and processes used to form the devices in the second region 100 B may be similar to, or the same as, those used to form the second device DE 2 , and are not repeated herein.
- the electrical connections between those devices are similar to the electrical connections described in the aforementioned example.
- the first drain electrode 123 of the first device DE 1 is electrically connected to the second source electrode 125 of the second device DE 2
- the second drain electrode 127 of the second device DE 2 is electrically connected to the third source electrode 125 - 2 of the third device DE 3
- the n-th drain electrode 127 -( n ⁇ 1) of the n-th device DE n is electrically connected to the (n+1)-th source electrode 125 - n of the (n+1)-th device DE (n+1) , and so on.
- the gate electrode of the device (such as the D-mode transistor) in the second region 100 B of the substrate 100 is electrically connected to the source electrode of another device, such as the transistor disposed adjacently.
- the second gate electrode 115 of the second device DE 2 is electrically connected to the first source electrode 121 of the first device DE 1
- the third gate electrode 115 - 2 of the third device DE 3 is electrically connected to the second source electrode 125 of the second device DE 2
- the (n+1)-th gate electrode 115 - n of the (n+1) device DE (n+1) ) is electrically connected to the n-th source electrode 125 -( n ⁇ 1) of the n-th device DE n , and so on.
- the semiconductor structure 30 as shown in FIG. 3 When the semiconductor structure 30 as shown in FIG. 3 is operating, a source voltage is applied to the terminal S of the first source electrode 121 , a gate voltage is applied to the terminal G to the first gate electrode 113 , and a drain voltage is applied to the terminal D to the (n+1)-th drain electrode 127 - n .
- the first device DE 1 functions as a switch of the semiconductor structure 30 , such that the second device DE 2 , the third device DE 3 , . . . and the (n+1)-th device DE (n+1) in the second region 100 B can be turned off by the first device DE 1 .
- the epitaxial layer 111 only needs to withstand about (1200/(n+1)) V for 1200V operation.
- n is equal to 4
- the first device DE 1 , the second device DE 2 , the third device DE 3 , the fourth device DE 4 , and the fifth device DE 5 can be formed on the same substrate, and a high-voltage application of about 1200V can be implemented by constructing each of those devices capable of withstanding about 280V to about 300V of operation.
- FIG. 4 is an equivalent circuit diagram of a semiconductor structure 40 in accordance with some embodiments of the present disclosure.
- the semiconductor structure 40 includes one enhancement mode (E-mode) transistor in the first region 100 A and five depletion mode (D-mode) transistors in the second region 100 B.
- E-mode enhancement mode
- D-mode depletion mode
- the features/components of the semiconductor structure 40 in FIG. 4 can be referred to the features/components such as the first device DE 1 , the second device DE 2 and the third device DE 3 of the semiconductor structure 20 / 30 in FIG. 1G / FIG. 2 / FIG. 3 .
- the disclosure is not limited to the semiconductor structures provided in the above embodiments.
- the semiconductor structure may include other components/features to further improve the electrical performance of the semiconductor structure.
- the parasitic charges generated during the plasma etching process can be accumulated in the seed layer 104 under the epitaxial layer 111 .
- the parasitic charges accumulated in the seed layer 104 will cause the increase of the dynamic on-resistance (R-on) and lead to the decreases of the on current (I-on), thereby failing the electric circuit and affecting the electrical performance of the semiconductor structures.
- the semiconductor structures in some other embodiments are provided to solve the problem of parasitic charges accumulated in the seed layer 104 .
- FIG. 5 is a cross-sectional view of a semiconductor structure 50 in accordance with some other embodiments of the present disclosure.
- the features/components of the semiconductor structure 50 in FIG. 5 similar or identical to the features/components of the semiconductor structure 20 in FIG. 1G can be designated by the same or similar reference numbers.
- the related configuration, the materials and the methods for the features/components of the devices, and the electrical connection between the devices can be referred to the descriptions in the above-mentioned embodiments, and those details are not repeated herein.
- the source electrode of each device of the semiconductor structure 50 includes two conducting portions electrically connected to each other. Also, one of the conducting portions is electrically connected to the seed layer 104 by a through hole, thereby releasing the charges generated by the plasma etching process which have accumulated in the seed layer 104 .
- the first source electrode 121 of the first device DE 1 includes a first conducting portion 1211 and a second conducting portion 1212 electrically connected to each other. Also, the first conducting portion 1211 and/or the second conducting portion 1212 penetrate through the epitaxial layer 111 and are/is in contact with the seed layer 104 .
- the second source electrode 125 of the second device DE 2 includes a third conducting portion 1251 and a fourth conducting portion 1252 electrically connected to each other. Also, the third conducting portion 1251 and/or the fourth conducting portion 1252 penetrate through the epitaxial layer 111 and is in contact with the seed layer 104 . In this example, the third conducting portion 1251 penetrates through the epitaxial layer 111 and is in contact with the seed layer 104 , thereby releasing the charges accumulated in the seed layer 104 .
- the conductive material filling in the through holes 151 and 151 provide the releasing paths for releasing the charges accumulated in the seed layer 104 , thereby solving the problem caused by the randomly moving parasitic charges at a high-voltage operation. Therefore, the electrical performance of the semiconductor structure 50 as shown in FIG. 5 can be further improved by forming one or more paths for releasing the parasitic charges.
- FIG. 6 is a cross-sectional view of a semiconductor structure 60 in accordance with some other embodiments of the present disclosure.
- the features/components in FIG. 6 similar or identical to the features/components in FIG. 3 and FIG. 5 are designated with similar or the same reference numbers, and the description of those similar or the identical features/components are not repeated herein.
- n depletion mode (D-mode) devices are formed in the second region 100 B of the semiconductor structure 60 , and those D-mode devices are connected to each other as a cascade, wherein n is a positive integer that is equal to or greater than 3.
- the source electrode of each device of the semiconductor structure 60 includes two conducting portions (such as the first conducting portion 1211 and the second conducting portion 1212 , the third conducting portion 1251 and the fourth conducting portion 1252 , the conducting portions 125 - 21 and 125 - 22 , . . . , the conducting portions 125 - n 1 and 125 - n 2) electrically connected to each other.
- one of the conducting portions of each source electrode penetrates through the epitaxial layer 111 by the through holes (such as 151 , 152 , 152 - 2 , . . . , 152 - n ) and is in contact with the seed layer 104 .
- the semiconductor structure 60 as shown in FIG. 6 at a high-voltage (such as at a voltage above 600V) or at an ultra-high voltage, such as reducing the thickness of the epitaxial layer, lowering the required voltage that each device must withstand and the devices manufactured on the same substrate.
- the conductive material filling in the through holes provide the releasing paths for releasing the charges accumulated in the seed layer 104 , thereby preventing the randomly movement of the parasitic charges at a high-voltage operation. Therefore, the electrical performance of the semiconductor structure 60 as shown in FIG. 6 has been further improved by forming the paths for releasing the parasitic charges.
- the semiconductor structure in some embodiments includes several devices such as transistors connected to each other as a cascade.
- the semiconductor structure can be used in high-voltage applications or ultra-high voltage applications without the need to form a thick epitaxial layer.
- the epitaxial layer with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of the epitaxial layer 111 on the substrate 100 and eases the stress generated by the epitaxial layer on the substrate.
- each device included in the semiconductor structure in accordance with some embodiments, can be a device that merely withstands a voltage lower than an operation voltage.
- a high-voltage application of about 1200V can be implemented by cascading the devices of the semiconductor structure.
- the method for manufacturing the semiconductor structure in accordance with some embodiments is a method for fabricating a system on chip (SoC), which is easy to implement and has low production cost.
- SoC system on chip
- several devices, such as one enhancement mode (E-mode) transistor and one or more depletion mode (D-mode) transistors cascaded to each other, can be constructed on the same substrate.
- the portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by one or more isolation structures.
- the cascaded devices (such as transistors) of the semiconductor structure do not use the bonding wires for electrical connections, which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires), and reduce the spike of current (typically causing by a high change rate of input current (di/dt)).
- the semiconductor structure may include other components/features to further improve the electrical performance of the semiconductor structure.
- the source electrode of each device of the semiconductor structure may further include at least two conducting portions, and one of the conducting portions is electrically connected to the seed layer to build a path for releasing the parasitic charges accumulated in the seed layer. Therefore, the electrical performance of the semiconductor structure can be further improved by forming one or more paths for releasing the parasitic charges accumulated in the seed layer. Accordingly, the electrical characteristics and the product reliability of the semiconductor structures in some embodiments of the present disclosure can be significantly improved.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A semiconductor structure includes a substrate having a first region and a second region, an epitaxial layer above the substrate, a first device on the first region, a second device on the second region and an isolation structure on the substrate. The first device includes a first gate electrode, a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode. A dielectric layer disposed on the epitaxial layer covers the first gate electrode. The second device includes a second gate electrode disposed on the dielectric layer, second source and drain electrodes disposed at two opposite sides of the second gate electrode. The second source electrode is electrically connected to the first drain electrode. Also, the portions of the epitaxial layer respectively disposed in the first and second regions are isolated from each other by the isolation structure.
Description
- The disclosure relates to a semiconductor structure and methods of manufacturing the same, and it relates to a semiconductor structure suitable for high-voltage operation and methods of manufacturing the same.
- In recent years, the development of semiconductor structures for use in computers, consumer electronics, and other fields has progressed rapidly. Currently, semiconductor structure technology has been widely accepted in Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) products that have a high market share. Semiconductor structures are used in a variety of electronic applications, such as high-power devices, personal computers, cell phones, digital cameras, and other electronic devices. These semiconductor structures are typically fabricated by depositing insulating layers or dielectric layers, conductive layer materials, and semiconductor layer materials on a semiconductor substrate, followed by patterning the various material layers by using photolithography processes. Therefore, the circuit devices and components are formed on the semiconductor substrate.
- Among these semiconductor structures, high-electron mobility transistors (HEMTs) have been widely used in the field of high-power applications since they have such advantages as high output power and high breakdown voltage. Although existing semiconductor structures and methods for manufacturing the same have been adequate for their intended purposes, they have not been entirely satisfactory in all respects. Therefore, there are still some problems to be overcome in regards to semiconductor integrated circuits and technology.
- Taking a system in package (SiP) as an example, a number of chips with different functions are directly packaged into one integrated circuit (IC) with desirable functions, and different chips are electrically connected such as by wire bonding before packaging. After packaging is completed, a semiconductor structure constructed as a system in package is formed. Compared with a system on chip (SoC), which is an integrated circuit that integrates all components with different functions, fabrication of a system in package (SiP) having several circuits integrated in one package is much more easier. However, electrical connection between two components (e.g. chips) by wire bonding will produce parasitic inductance and parasitic capacitance, thereby inducing more serious noise. For example, when a change rate of input current (L*di/dt) for a semiconductor structure is high, it causes short duration electrical transients in current (also known as spike of current), which further limits the operation frequency of the semiconductor structure. Furthermore, if the swing of the spike of current is too large, it may reach or exceed threshold voltages of the components (e.g. chips) and causes damage to the components (e.g. chips).
- Some embodiments of the present disclosure provide semiconductor structures. A semiconductor structure includes a substrate having a first region and a second region, and an epitaxial layer above the substrate. The semiconductor structure also includes a first device on the first region of the substrate, and a second device on the second region of the substrate. In some embodiments, the first device includes a first gate electrode on the epitaxial layer, a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode, wherein a dielectric layer is disposed on the epitaxial layer and covers the first gate electrode. The second device includes a second gate electrode disposed on the dielectric layer, a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode. The semiconductor structure further includes an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure.
- In some embodiments, the first gate electrode includes a p-type doping gallium nitride (GaN) material, and the second gate electrode includes metal or polysilicon.
- In some embodiments, the second gate electrode of the second device is electrically connected to the first source electrode of the first device.
- In some embodiments, the isolation structure penetrates through the epitaxial layer and contacts the top surface of the substrate.
- In some embodiments, the semiconductor structure further includes a seed layer disposed on the substrate, wherein the epitaxial layer is disposed on the seed layer.
- In some embodiments, the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts the top surface of the substrate.
- In some embodiments, the first source electrode comprises two first conducting portions electrically connected to each other, and the first device further comprises a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
- In some embodiments, the second source electrode comprises two of the second conducting portions electrically connected to each other, and the second device further comprises a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
- In some embodiments, the first device is a high-voltage enhancement mode transistor, and the second device is a high-voltage depletion mode transistor.
- In some embodiments, the semiconductor structure further includes an interlayer dielectric layer on the epitaxial layer and covering the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
- In some embodiments, the semiconductor structure further includes a third device on the second region of the substrate. The third device includes a third gate electrode on the dielectric layer, a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode, wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
- In some embodiments, the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
- In some embodiments, the semiconductor structure further includes another isolation structure disposed on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by the aforementioned another isolation structure.
- In some embodiments, the first device is a high-voltage enhancement mode transistor, and the second device and the third device are high-voltage depletion mode transistors.
- In some embodiments, the substrate includes a base and an insulating layer disposed on the base, and the epitaxial layer is disposed on the insulating layer.
- Some embodiments of the present disclosure present methods for manufacturing semiconductor structures. A method includes providing a substrate, wherein the substrate has a first region and a second region. The method includes forming an epitaxial layer above the substrate, and forming an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure. The method also includes forming a first device on the first region of the substrate, and forming a second device on the second region of the substrate. In some embodiments, the first device includes a first gate electrode on the epitaxial layer, a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode, wherein a dielectric layer is disposed on the epitaxial layer and covers the first gate electrode. The second device includes a second gate electrode disposed on the dielectric layer, a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode.
- In some embodiments, the method for manufacturing a semiconductor structure further includes electrically connecting the second gate electrode of the second device to the first source electrode of the first device.
- According to the method for manufacturing the semiconductor structure in some embodiments, the isolation structure penetrates through the epitaxial layer and contacts the top surface of the substrate.
- In some embodiments, the method for manufacturing a semiconductor structure further includes forming a seed layer on the substrate, wherein the epitaxial layer is formed on the seed layer.
- According to the method for manufacturing the semiconductor structure in some embodiments, the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts the top surface of the substrate.
- According to the method for manufacturing the semiconductor structure in some embodiments, the first source electrode comprises two of the first conducting portions electrically connected to each other, and the first device further includes a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
- According to the method for manufacturing the semiconductor structure in some embodiments, the second source electrode comprises two of the second conducting portions electrically connected to each other, and the second device further includes a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
- According to the method for manufacturing the semiconductor structure in some embodiments, the first device is a high-voltage enhancement mode transistor, and the second device is a high-voltage depletion mode transistor.
- According to the method for manufacturing the semiconductor structure in some embodiments, the semiconductor structure further includes an interlayer dielectric layer on the epitaxial layer, the interlayer dielectric layer covers the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
- In some embodiments, the method for manufacturing the semiconductor structure further includes forming a third device on the second region of the substrate, and the third device includes a third gate electrode on the dielectric layer, a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode, wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
- According to the method for manufacturing the semiconductor structure in some embodiments, the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
- According to the method for manufacturing the semiconductor structure in some embodiments further includes forming another isolation structure on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by the aforementioned another isolation structure.
- According to the method for manufacturing the semiconductor structure in some embodiments, the first device is a high-voltage enhancement mode transistor, and the second device and the third device are high-voltage depletion mode transistors.
- A detailed description is given in the following embodiments with reference to the accompanying drawings.
- The embodiments of the disclosure can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings. For clarity of illustration, various elements in the drawings may not be drawn to scale, wherein:
-
FIG. 1A -FIG. 1G illustrate cross-sectional views of intermediate steps of a method for manufacturing a semiconductor structure as shown inFIG. 1G , in accordance with some embodiments of the present disclosure; -
FIG. 2 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure; -
FIG. 3 is a cross-sectional view of another semiconductor structure in accordance with some embodiments of the present disclosure; -
FIG. 4 is an equivalent circuit diagram of a semiconductor structure in accordance with some embodiments of the present disclosure; and -
FIG. 5 is a cross-sectional view of still another semiconductor structure in accordance with some other embodiments of the present disclosure; and -
FIG. 6 is a cross-sectional view of yet another semiconductor structure in accordance with some other embodiments of the present disclosure. - The following description provides various embodiments, or examples, for implementing different features of the present disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numbers and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Furthermore, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Some embodiments are described below. Throughout the various views and illustrative embodiments, similar reference numbers are used to designate similar features/components. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations can be replaced or eliminated for other embodiments of the method.
- Embodiments provide semiconductor structures and methods for manufacturing the same. In some embodiments, the semiconductor structure includes several devices cascaded to each other and constructed on the same substrate. Also, the portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by one or more isolation structures. According to the connection way of the devices of the semiconductor structure in some embodiments, the semiconductor structure can be used in high-voltage applications or ultra-high-voltage applications without the need to form a thick epitaxial layer. The epitaxial layer with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of the
epitaxial layer 111 on thesubstrate 100, thereby reducing the stress generated by the epitaxial layer on the substrate. Also, each device included in the semiconductor structure, in accordance with some embodiments, can be a device that merely withstands a voltage lower than an operation voltage. According to the embodiments, a high-voltage application can be implemented by cascading the devices of the semiconductor structure. In some embodiments, a semiconductor structure includes one enhancement mode (E-mode) transistor and one or more depletion mode (D-mode) transistors cascaded to each other. Additionally, the method for manufacturing the semiconductor structure in accordance with some embodiments is a method for fabricating a system on chip (SoC). According to the embodiments as provided above, the cascaded devices (such as transistors) of the semiconductor structure do not use the bonding wires for electrical connections, which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires) and reduce the spike of current (typically causing by a high change rate of input current (di/dt)). The electrical performance of the semiconductor structure can be further improved. Accordingly, the electrical characteristics and the product reliability of the semiconductor structures, in accordance with some embodiments, can be significantly improved. - In some of the embodiments described below, a high electron mobility transistor (HEMT) is used to illustrate a semiconductor structure. However, the present disclosure is not limited thereto. Some embodiments of the present disclosure can be applied to other types of semiconductor structures.
-
FIG. 1A -FIG. 1G illustrate cross-sectional views of intermediate steps of a method for manufacturing a semiconductor structure as shown inFIG. 1G , in accordance with some embodiments of the present disclosure. - As shown in
FIG. 1A , asubstrate 100 is provided. In some embodiments, thesubstrate 100 includes abase 101 and an insulatinglayer 102 disposed on thebase 101. An insulating surface of thesubstrate 100 is provided by the insulatinglayer 102. In some embodiments, thesubstrate 100 includes abase 101 and a composite layer encapsulating thebase 101. For example, the composite layer covers all of the surfaces (including the top surface, the bottom surface and all of the side surfaces) of thebase 101, thereby forming the insulatinglayer 102 on the base 101 as depicted inFIG. 1A . In some embodiments, thebase 101 of thesubstrate 100 includes a ceramic material. The ceramic material may include a metal inorganic material. In some embodiments, thebase 101 includes silicon carbide (SiC), aluminum nitride (AlN), sapphire, or another suitable material. The aforementioned sapphire base may comprise aluminum oxide. In some embodiments, the composite layer encapsulating thebase 101 includes a single insulating material layer, several insulating material layers and/or another suitable material layer. The insulating layer may include an oxide, a nitride, an oxynitride, or another suitable material. In some other embodiments, thesubstrate 100 may include silicon (Si), silicon carbide (SiC), gallium nitride (GaN), silicon dioxide (SiO2), sapphire or a combination thereof. For example, thesubstrate 100 is a silicon-on-insulator (SOI) substrate; that is, thesubstrate 100 includes a silicon base and an insulating layer on the silicon base. To simplify the drawings, a portion of the insulatinglayer 102 above thebase 101 is exemplified inFIG. 1A -FIG. 1G for illustration. In some embodiments, thesubstrate 100 may be a single-layer substrate or a multi-layer substrate. Thesubstrate 100 is not limited to a silicon-on-insulator (SOI) substrate, and can be a silicon wafer or a ceramic substrate. Also, thesubstrate 100 has afirst region 100A and asecond region 100B. According to some embodiments, thefirst region 100A of thesubstrate 100 is a region for forming a first device DE1, and thesecond region 100B of thesubstrate 100 is a region for forming a second device DE2. In some of the embodiments described below, the devices formed in thefirst region 100A and thesecond region 100B are constructed as high electron mobility transistors (HEMTs). Additionally, the positions of thefirst region 100A and thesecond region 100B can be arbitrarily selected and adjusted according to the configuration requirements of the semiconductor structures. In some embodiments, thefirst region 100A is adjacent to thesecond region 100B. - Next, a
seed layer 104 is formed on thesubstrate 100, and anepitaxial layer 111 is formed on theseed layer 104, as shown inFIG. 1A . - In some embodiments, the
seed layer 104 is made of silicon (Si) or another applicable material. In some embodiments, the methods for forming theseed layer 104 include a selective epitaxial growth (SEG) process, a chemical vapor deposition (CVD) process, a molecular beam epitaxy (MBE) process, deposition of doped amorphous semiconductor (e.g., Si) followed by a solid-phase epitaxial recrystallization (SPER) step, methods of directly pasting seed crystals, or another applicable process. The CVD process may include a vapor-phase epitaxy (VPE) process, a low pressure CVD (LPCVD) process, an ultra-high vacuum CVD (UHV-CVD) process, or another applicable process. - In some embodiments, the
epitaxial layer 111 of an exemplified HEMT structure includes abuffer layer 106, achannel layer 108 and abarrier layer 110, as shown inFIG. 1A . - In some embodiments, a
buffer layer 106 is formed on theseed layer 104 using an epitaxial growth process. Formation of thebuffer layer 106 may be helpful to mitigate the strain on achannel layer 108 that is subsequently formed on thebuffer layer 106, and to prevent defects from forming in theoverlying channel layer 108. In some embodiments, thebuffer layer 106 includes AlN, GaN, AlxGa1-xN (wherein 0<x<1), a combination of thereof, or the like. Thebuffer layer 106 may be formed using a process such as hydride vapor phase epitaxy (HVPE), molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), a combination thereof, or the like. Although thebuffer layer 106 in the embodiment shown inFIG. 1A is a single layer, thebuffer layer 106 may be a multilayered structure in some other embodiments. - Next, a
channel layer 108 is formed on thebuffer layer 106 by epitaxial growth. In some embodiments, thechannel layer 108 includes an undoped III-V group compound semiconductor material. For example, thechannel layer 108 is made of undoped GaN, but the present disclosure is not limited thereto. In some other embodiments, thechannel layer 108 includes AlGaN, AlN, GaAs, GaInP, AlGaAs, InP, InAlAs, InGaAs, other applicable III-V group compound materials, or a combination thereof. In some embodiments, thechannel layer 108 is formed using a molecular-beam epitaxy method (MBE), a hydride vapor phase epitaxy method (HVPE), a metalorganic chemical vapor deposition method (MOCVD), other applicable methods, or a combination thereof. - Next, a
barrier layer 110 is formed on thechannel layer 108 by epitaxial growth. In some embodiments, thebarrier layer 110 includes an undoped III-V group compound semiconductor material. For example, thebarrier layer 110 includes undoped AlxGa1-xN (wherein 0<x<1), but the present disclosure is not limited thereto. In some other embodiments, thebarrier layer 110 includes GaN, AlN, GaAs, GaInP, AlGaAs, InP, InAlAs, InGaAs, other applicable III-V group compound materials, or a combination thereof. Thebarrier layer 110 may be formed using a molecular-beam epitaxy method (MBE), a metalorganic chemical vapor deposition method (MOCVD), a hydride vapor phase epitaxy method (HVPE), other applicable methods, or a combination thereof. - In some embodiments, the
channel layer 108 and thebarrier layer 110 include different materials from each other such that a heterojunction is formed between thechannel layer 108 and thebarrier layer 110. Therefore, a two-dimensional electron gas (2DEG) which is generated by the band gap between the hetero-materials may be formed at the interface between thechannel layer 108 and thebarrier layer 110. In some embodiments, the semiconductor structures, such as high electron mobility transistors (HEMTs), may utilize 2DEG as conductive carriers. - Also, in some embodiments, the
epitaxial layer 111 is a GaN-containing composite layer. However, the present disclosure is not limited thereto. Besides thebuffer layer 106, thechannel layer 108 and thebarrier layer 110, theepitaxial layer 111 may further include other films and/or layers. In some other embodiments, a carbon-doped layer is further formed between thebuffer layer 106 and thechannel layer 108 to increase the breakdown voltage of the semiconductor structure. - Next, referring to
FIG. 1B , in some embodiments, atrench 112 h is formed that penetrates through theepitaxial layer 111 until it reaches the top surface of thesubstrate 100. As shown inFIG. 1B , thetrench 112 h penetrates through thebarrier layer 110, thechannel layer 108, thebuffer layer 106 and theseed layer 104, and thetrench 112 h contacts the insulatinglayer 102 on thebase 101. In this example, thetop surface 102 a of the insulatinglayer 102 is regarded as the top surface of thesubstrate 100. Also, in some embodiments, thetrench 112 h is a portion of a closed trench viewed from the top of thesubstrate 100, wherein the closed trench defines thefirst region 100A and thesecond region 100B. - The method for forming the
trench 112 h may include forming a mask layer (not shown) on thebarrier layer 110. Then, the mask layer is patterned by performing a patterning process such that a patterned mask (not shown) is formed. The patterning process includes a photolithography process and an etching process. The photolithography process includes photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking). The etching process includes a dry etching process or a wet etching process. As a result, a portion of thebarrier layer 110 is exposed by the patterned mask. Afterwards, thetrench 112 h is formed by using the patterned mask as a mask and performing a dry etching process, a wet etching process, or a combination thereof. - Next, referring to
FIG. 1C , in some embodiments, thetrench 112 h is filled with one or more insulating materials to form anisolation structure 112. Also, afirst gate electrode 113 is formed on the epitaxial layer 111 (such as on the barrier layer 110), as shown inFIG. 1C . - In some embodiments, one or more insulating materials for filling the
trench 112 h may include a nitride, an oxide, or another suitable material to form theisolation structure 112. Theisolation structure 112 with one or more insulating materials can be formed by atomic layer deposition (ALD), chemical vapor deposition (CVD), spin-on glass (SOG), flowable chemical vapor deposition (FCVD), high density plasma chemical vapor deposition (HDPCVD), or the like. In some other embodiments, theisolation structure 112 includes a liner on the sidewalls of thetrench 112 h. - Furthermore, in some embodiments, from a top view of the
substrate 100, theisolation structure 112 is one portion of a closed structure, wherein the closed structure defines thefirst region 100A and thesecond region 100B of thesubstrate 100, and isolates thefirst region 100A from thesecond region 100B. As shown inFIG. 1B , theleftmost isolation structure 112 and themiddle isolation structure 112 are a portion of the left sidewall and a portion of the right sidewall of the closed structure surrounding thefirst region 100A, respectively. Also, themiddle isolation structure 112 and therightmost isolation structure 112 inFIG. 1B are a portion of the left sidewall and a portion of the right sidewall of the closed structure surrounding thesecond region 100B, respectively. In some embodiments, a shape of the closed structure in a top view shape is square, rectangular, or other suitable shapes. According to the embodiments of the disclosure, the top-view shape of the closed structure and a surrounding area of the closed structure (i.e. that is, the dimensions of thefirst region 100A and thesecond region 100B) are not specifically limited, and those can be arbitrarily changed and adjusted according to the configuration requirements of the semiconductor structures in the applications. - Referring to
FIG. 1C again, in some embodiments, afirst gate electrode 113 is formed on thebarrier layer 110 in thefirst region 100A, and a firstdielectric layer 114 is then formed on thebarrier layer 110. Thefirst dielectric layer 114 conformally covers theisolation structure 112 and thefirst gate electrode 113. As shown inFIG. 1C , thefirst gate electrode 113 directly contacts thebarrier layer 110. - In some embodiments, the
first gate electrode 113 is made of p-type doped gallium nitride (GaN). In some other embodiments, thefirst gate electrode 113 includes aluminium gallium nitride (AlGaN), gallium nitride (GaN), aluminium nitride (AlN), gallium arsenide (GaAs), gallium indium phosphide (GaInP), aluminium gallium arsenide (AlGaAs), indium phosphide (InP), indium aluminum arsenide (InAlAs), indium gallium arsenide (InGaAs), another applicable III-V group compound material, or a combination thereof with p-type dopants. In addition, the methods for forming thefirst gate electrode 113 may include the aforementioned deposition or epitaxy processes, and ion implantation or in-situ doping processes. - In addition, the
first dielectric layer 114 may be made of silicon oxide, silicon nitride, silicon oxynitride, a combination thereof or another applicable material. Moreover, thefirst dielectric layer 114 may be formed by a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process, an atomic layer deposition (ALD) process, a high density plasma chemical vapor deposition (HDPCVD) process, or a combination thereof. - Next, referring to
FIG. 1D , in some embodiments, asecond gate electrode 115 is formed on thefirst dielectric layer 114 within thesecond region 100B, and asecond dielectric layer 116 is formed on thefirst dielectric layer 114. Thesecond gate electrode 115 directly contacts thefirst dielectric layer 114. Thesecond dielectric layer 116 conformally covers theisolation structure 112 and thesecond gate electrode 115. - In some embodiments, the
second gate electrode 115 is made of metal materials, metal silicide, polysilicon, other suitable conductive materials, or a combination thereof. For example, the metal materials can be nickel (Ni), gold (Au), another suitable metal, or a combination thereof. In some embodiments, thesecond gate electrode 115 may be formed by an atomic layer deposition (ALD) process, a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process (such as sputtering deposition), or a combination thereof. In addition, in some embodiments, the methods and materials for forming thesecond dielectric layer 116 may be similar to, or the same as the methods and materials for forming thefirst dielectric layer 114, and are not repeated herein. - In some embodiments, the
first gate electrode 113 is a p-type doping gallium nitride (GaN) gate electrode. Thefirst gate electrode 113, thefirst source electrode 121 and the first drain electrode 123 (FIG. 1F ) subsequently formed at two opposite sides of thefirst gate electrode 113 may form an enhancement mode (E-mode) device. Thesecond gate electrode 115 is a metal gate electrode. Thesecond gate electrode 115, thesecond source electrode 125 and the second drain electrode 127 (FIG. 1F ) subsequently formed at two opposite sides of thesecond gate electrode 115 may form a depletion mode (D-mode) device. - Next, referring to
FIG. 1E , in some embodiments, one or more patterning steps are performed on the related material layers such as thesecond dielectric layer 116, thefirst dielectric layer 114 and thebarrier layer 110 to form openings. As shown inFIG. 1E , theopenings first region 100A, theopenings second region 100B. - In this embodiment, the
openings first region 100A are positioned at two opposite sides of thefirst gate electrode 113 for forming a source and a drain of a first device DE1. In this embodiment, theopenings second region 100B are positioned at two opposite sides of thesecond gate electrode 115 for forming a source and a drain of a second device DE2. In some embodiments, theopenings barrier layer 110 to expose thechannel layer 108. - In some embodiments, the
openings - In some embodiments of the present disclosure, etching equipment includes an etching chamber, a gas supply system, a bias power generator, a wafer platform, a shower head and an etching endpoint detector. The gas supply system provides an etchant which is used in the etching process. The bias power generator applies a bias power to the etching chamber to generate a bias electric field between an upper electrode (generally disposed at the top of the etching chamber) and a lower electrode (generally disposed inside of the wafer platform) of the etching equipment. The etchant is evenly dispersed into the etching chamber through the shower head. The etching endpoint detector of the etching equipment may monitor in real time the etching signals of the desired material layer to be removed in an etching process. During the etching process, the etchant is accelerated by the bias electric field in the etching chamber, and in the direction toward the wafer platform to anisotropically etch the
second dielectric layer 116, thefirst dielectric layer 114 and thebarrier layer 110. - After the
openings - Next, referring to
FIG. 1F , in some embodiments, the source electrodes and the drain electrodes of the first device and the second device are formed simultaneously by depositing a conductive material in theopenings - In some embodiments, the
first source electrode 121 and thefirst drain electrode 123 in thefirst region 100A can be formed by depositing the conductive material in theopenings second source electrode 125 and thesecond drain electrode 127 in thesecond region 100B can be formed by depositing the conductive material in theopenings openings - As shown in
FIG. 1F , in some embodiments, thefirst source electrode 121 and thefirst drain electrode 123 in thefirst region 100A are formed on thechannel layer 108 and electrically connected to thechannel layer 108. Also, thesecond source electrode 125 and thesecond drain electrode 127 in thesecond region 100B are formed on thechannel layer 108 and electrically connected to thechannel layer 108. - In some embodiments, the conductive material of the source electrodes and the drain electrodes may be formed by atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), electron beam evaporation, sputtering, or the like. In some embodiments, after the conductive material of the source electrodes and the drain electrodes is deposited, a high-temperature thermal process such as an annealing process is performed to form source/drain ohmic contacts. In some embodiments, the high-temperature thermal process is a rapid thermal annealing process.
- As shown in
FIG. 1F , the first device DE1 in thefirst region 100A includes thefirst gate electrode 113, thefirst source electrode 121 and thefirst drain electrode 123. Similarly, the second device DE2 in thesecond region 100B includes thesecond gate electrode 115, thesecond source electrode 125 and thesecond drain electrode 127. According to some embodiments, the first device DE1 is an enhancement mode (E-mode; also known as a normally-off device) high electron mobility transistor (HEMT), and the second device DE2 is a depletion mode (D-mode) HEMT. - According to some embodiments of the present disclosure, it is noted that the
first drain electrode 123 of the first device DE1 (in thefirst region 100A) is electrically connected to thesecond source electrode 125 of the second device DE2 (in thesecond region 100B). In some embodiments, as shown inFIG. 1F , after theopenings first drain electrode 123 in thefirst region 100A is electrically connected to thesecond source electrode 125 in thesecond region 100B by a connectingportion 124. In some embodiments, the connectingportion 124, thefirst drain electrode 123 and thesecond source electrode 125 are made of the same conductive material. - Next, referring to
FIG. 1G , in some embodiments, a thirddielectric layer 118 is formed on thesecond dielectric layer 116. As shown inFIG. 1G , the thirddielectric layer 118 conformably covers the first device DE1 and the second device DE2. Thefirst dielectric layer 114, thesecond dielectric layer 116 and the thirddielectric layer 118 form an interlayer dielectric (ILD) layer. In addition, in some embodiments, the methods and materials for forming the thirddielectric layer 118 may be similar to, or the same as the methods and materials for forming thesecond dielectric layer 116 and thefirst dielectric layer 114, and are not repeated herein. - Next, as shown in
FIG. 1G , in some embodiments, theconductive vias first source electrode 121 and thefirst gate electrode 113 of the first device DE1, respectively. Theconductive vias second gate electrode 115 and thesecond drain electrode 127 of the second device DE2, respectively. Also, thesecond gate electrode 115 of the second device DE2 is electrically connected to thefirst source electrode 121 of the first device DE1 by a connectingportion 129. It is noted that the connectingportion 129 as depicted inFIG. 1G does not electrically contact the conductive via 113V on thefirst gate electrode 113. In addition, in some embodiments, the methods and materials for forming theconductive vias portion 129 may be similar to, or the same as the methods and materials for forming the source electrodes/drain electrodes (materials filling into theopening portion 124, and are not repeated herein. - According to some embodiments of the disclosure, the
second gate electrode 115 of the second device DE2 in thesecond region 100B is electrically connected to thefirst source electrode 121 of the first device DE1 in thefirst region 100A. As shown inFIG. 1G , thesecond gate electrode 115 is electrically connected to thefirst source electrode 121 by the connectingportion 129. In some embodiments, theconductive vias portion 124 are made of the same conductive material. - According to the semiconductor structure in some embodiments, several devices are electrically connected to each other as a cascade for high-voltage applications. In some embodiments, the device formed in the
first region 100A is an enhancement mode (E-mode) device (e.g. the first device DE1 is an enhancement mode HEMT), and the device formed in thesecond region 100B is a depletion mode (D-mode) device (e.g. the second device DE2 is a depletion mode HEMT), wherein thefirst drain electrode 123 in thefirst region 100A is electrically connected to thesecond source electrode 125 in thesecond region 100B. Furthermore, in some embodiments, thesecond gate electrode 115 of the second device DE2 in thesecond region 100B is electrically connected to thefirst source electrode 121 of the first device DE1 in thefirst region 100A. When the semiconductor structure as shown inFIG. 1G is operating, related voltages are applied to the terminals S, G, D, respectively. For example, in some embodiments, a source voltage is applied to the terminal S and reaches thefirst source electrode 121 through theconductive vias 121V, a gate voltage is applied to the terminal G and reaches thefirst gate electrode 113 through theconductive vias 113V, and a drain voltage is applied to the terminal D and reaches thesecond drain electrode 127 through theconductive vias 127V. As shown in thesemiconductor structure 10 inFIG. 1G , the first device DE1 functions as a switch, such that the second device DE2 can be turned off by the first device DE1 (Vgs<0). - In some embodiments, according to the
semiconductor structure 10 in the form of a cascade, each of the first device DE1 and the second device DE2 to withstand about 650V of operation is constructed on the same substrate, thereby implementing the high-voltage applications (of about 1200V-1300V). That is, theepitaxial layer 111 only needs to withstand about 650V of operation. In other words, when 0V and 1200V are respectively applied to thefirst source electrode 121 and thesecond drain electrode 127, each of thefirst drain electrode 123 and thesecond source electrode 125 electrically connected to each other is at about 600V. - Therefore, the
semiconductor structure 10 including several devices connected to each other as a cascade, in accordance with some embodiments, can efficiently implement the high-voltage applications or ultra-high voltage applications without forming a very thickepitaxial layer 111. For example, the original thickness 5 μm to 10 μm of theepitaxial layer 111 can be effectively reduced to about 1 μm to 5 μm by coupling the first deice DE1 to the second device DE2. Theepitaxial layer 111 with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of theepitaxial layer 111 on thesubstrate 100 and eases the stress generated by theepitaxial layer 111 on thesubstrate 100. Accordingly, theepitaxial layer 111 peeling off thesubstrate 100 can be effectively prevented. Thus, the semiconductor structure provided in some embodiments of the present disclosure can reduce the production cost and increase the product reliability. - Furthermore, a method for manufacturing a semiconductor structure as a system on chip (SoC) is provided, in accordance with some embodiments, which is easy to implement and has low production cost. According to the method for manufacturing the semiconductor structure as shown in
FIG. 1A toFIG. 1G , the first device DE1 and the second device DE2 can be constructed on thesame substrate 100. The portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by anisolation structure 112. Also, the devices in the different regions are electrically connected to each other by the connectingportions 124 and 129 (such as metal wires). Compared with a conventional fabrication of a system in package (SiP) (i.e. several individual devices are integrated in one package by wire bonding), the method for manufacturing the semiconductor structure in some embodiments does not use bonding wires for coupling the different devices (e.g. transistors), which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires), and reduce the spike of current (typically causing by a high change rate of input current (di/dt)). The smaller the spike of current swing, the less likely the device is to be damaged. Accordingly, the electrical characteristics and the product reliability of the semiconductor structures in some embodiments of the present disclosure can be significantly improved. - According to some embodiments of the present disclosure, several depletion mode (D-mode) devices can be formed in the
second region 100B and connected to each other as a cascade, thereby forming a semiconductor structure capable of being operated at high voltages or ultra-high voltages. -
FIG. 2 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure. The difference between thesemiconductor structure 20 inFIG. 2 and thesemiconductor structure 10 inFIG. 1G is that two depletion mode (D-mode) devices connected to each other as a cascade are formed in thesecond region 100B of thesemiconductor structure 20 inFIG. 2 , thereby further reducing the sustaining voltage required for each of the transistors. In other words, thesemiconductor structure 20 with two D-mode devices in thesecond region 100B, as shown inFIG. 2 , can increases the voltage applied to thesemiconductor structure 20. Also, similar or the same reference numbers are used to designate the similar or the identical features/components inFIG. 2 andFIG. 1A -FIG. 1G , and the description of the similar or the identical features/components are not repeated herein. - In some embodiments, as shown in
FIG. 2 , thesemiconductor structure 20 includes an enhancement mode (E-mode) transistor such as a first device DE1 disposed in thefirst region 100A, and two depletion mode (D-mode) transistors such as a second device DE2 and a third device DE3 disposed in thesecond region 100B. Also, thesemiconductor structure 20 further includes anotherisolation structure 112 on thesubstrate 100, and the portions of theepitaxial layer 111 respectively corresponding to the second device DE2 and the third device DE3 are isolated from each other by thisisolation structure 112. In some embodiments, the first device DE1 is an enhancement mode (E-mode) high electron mobility transistor (HEMT), and the second device DE2 and the third device DE3 are depletion mode (D-mode) HEMTs. - In some embodiments, the third device DE3 includes the third gate electrode 115-2, the third source electrode 125-2 and the third drain electrode 127-2. The third gate electrode 115-2 is formed on the
first dielectric layer 114. The third source electrode 125-2 and the third drain electrode 127-2 are positioned at two opposite sides of the third gate electrode 115-2. Also, the third source electrode 125-2 and the third drain electrode 127-2 are extended to thebarrier layer 110 and contact thechannel layer 108. The components of the third device DE3, the materials and processes used to form the third device DE3 may be similar to, or the same as, those used to form the second device DE2, and are not repeated herein. - Also, the electrical connections between the three devices are similar to the electrical connections described in the aforementioned example. For example, in some embodiments, the
first drain electrode 123 of the first device DE1 is electrically connected to thesecond source electrode 125 of the second device DE2, and thesecond drain electrode 127 of the second device DE2 is electrically connected to the third source electrode 125-2 of the third device DE3. - Furthermore, the gate electrode of the device (such as the D-mode transistor) in the
second region 100B of thesubstrate 100 is electrically connected to the source electrode of another device, such as the transistor disposed adjacently. For example, in some embodiments, thesecond gate electrode 115 of the second device DE2 is electrically connected to thefirst source electrode 121 of the first device DE1, and the third gate electrode 115-2 of the third device DE3 is electrically connected to thesecond source electrode 125 of the second device DE2. When thesemiconductor structure 20 as shown inFIG. 2 is operating, a source voltage is applied to the terminal S of thefirst source electrode 121, a gate voltage is applied to the terminal G to thefirst gate electrode 113, and a drain voltage is applied to the terminal D to the third drain electrode 127-2. As shown in thesemiconductor structure 20 inFIG. 2 , the first device DE1 functions as a switch of thesemiconductor structure 20, such that the second device DE2 and the third device DE3 can be turned off by the first device DE1. - According to the
semiconductor structure 20 in the form of a cascade as shown inFIG. 2 , if a high-voltage application of about 1200V is required to be implemented, theepitaxial layer 111 only needs to withstand about 450V of operation. The first device DE1, the second device DE2 and the third device DE3 can be formed on the same substrate and a high-voltage application of about 1200V can be implemented by constructing each of those devices capable of withstanding about 450V of operation. In addition, when 0V and 1200V are respectively applied to thefirst source electrode 121 and the third drain electrode 127-2, each of thefirst drain electrode 123 and thesecond source electrode 125 electrically connected to each other is at about 800V, while each of thesecond drain electrode 127 and the third source electrode 125-2 is at about 400V. - Additionally, according to some embodiments of the present disclosure, n depletion mode (D-mode) devices are formed in the
second region 100B and connected to each other as a cascade, wherein n is a positive integer that is equal to or greater than 3.FIG. 3 is a cross-sectional view of a semiconductor structure in accordance with some embodiments of the present disclosure. The features/components inFIG. 3 similar or identical to the features/components inFIG. 2 andFIG. 1A -FIG. 1G are designated with similar or the same reference numbers, and the description of those similar or the identical features/components are not repeated herein. - In some embodiments, as shown in
FIG. 3 , thesemiconductor structure 30 includes an enhancement mode (E-mode) transistor such as a first device DE1 disposed in thefirst region 100A, and n depletion mode (D-mode) transistors such as a second device DE2, a third device DE3, . . . and a (n+1)-th device DE(n+1) disposed in thesecond region 100B, wherein n is a positive integer that is equal to or greater than 3. Also, thesemiconductor structure 30 includesseveral isolation structures 112 on thesubstrate 100, and the portions of theepitaxial layer 111 respectively corresponding to those devices are isolated from each other by theisolation structures 112. In some embodiments, the first device DE1 is an enhancement mode (E-mode) high electron mobility transistor (HEMT), and the second device DE2, the third device DE3, . . . and the (n+1)-th device DE(n+1) are depletion mode (D-mode) HEMTs. - In some embodiments, those devices disposed in the
second region 100B include similar components and configurations. For example, the (n+1)-th device DE(n+1) include the (n+1)-th gate electrode 115-n, the (n+1)-th source electrode 125-n and the (n+1)-th drain electrode 127-n. The (n+1)-th gate electrode 115-n is formed on thefirst dielectric layer 114. The (n+1)-th source electrode 125-n and the (n+1)-th drain electrode 127-n are positioned at two opposite sides of the (n+1)-th gate electrode 115-n. Also, the (n+1)-th source electrode 125-n and the (n+1)-th drain electrode 127-n are extended to thebarrier layer 110 and contact thechannel layer 108. The components, materials and processes used to form the devices in thesecond region 100B may be similar to, or the same as, those used to form the second device DE2, and are not repeated herein. - Moreover, the electrical connections between those devices are similar to the electrical connections described in the aforementioned example. For example, in some embodiments, the
first drain electrode 123 of the first device DE1 is electrically connected to thesecond source electrode 125 of the second device DE2, thesecond drain electrode 127 of the second device DE2 is electrically connected to the third source electrode 125-2 of the third device DE3, the n-th drain electrode 127-(n−1) of the n-th device DEn, is electrically connected to the (n+1)-th source electrode 125-n of the (n+1)-th device DE(n+1), and so on. - Furthermore, the gate electrode of the device (such as the D-mode transistor) in the
second region 100B of thesubstrate 100 is electrically connected to the source electrode of another device, such as the transistor disposed adjacently. For example, in some embodiments, thesecond gate electrode 115 of the second device DE2 is electrically connected to thefirst source electrode 121 of the first device DE1, the third gate electrode 115-2 of the third device DE3 is electrically connected to thesecond source electrode 125 of the second device DE2, the (n+1)-th gate electrode 115-n of the (n+1) device DE(n+1)) is electrically connected to the n-th source electrode 125-(n−1) of the n-th device DEn, and so on. - When the
semiconductor structure 30 as shown inFIG. 3 is operating, a source voltage is applied to the terminal S of thefirst source electrode 121, a gate voltage is applied to the terminal G to thefirst gate electrode 113, and a drain voltage is applied to the terminal D to the (n+1)-th drain electrode 127-n. As shown in thesemiconductor structure 30 inFIG. 3 , the first device DE1 functions as a switch of thesemiconductor structure 30, such that the second device DE2, the third device DE3, . . . and the (n+1)-th device DE(n+1) in thesecond region 100B can be turned off by the first device DE1. - According to the
semiconductor structure 30 as shown inFIG. 3 , if a high-voltage application of about 1200V is required to be implemented, theepitaxial layer 111 only needs to withstand about (1200/(n+1)) V for 1200V operation. For example, when n is equal to 4, one enhancement mode (E-mode) transistor and four depletion mode (D-mode) transistors are formed on thesubstrate 100; therefore, theepitaxial layer 111 only needs to withstand about 280V to about 300V (i.e. (1200/5)=240V) for steady operation. Also, the first device DE1, the second device DE2, the third device DE3, the fourth device DE4, and the fifth device DE5 can be formed on the same substrate, and a high-voltage application of about 1200V can be implemented by constructing each of those devices capable of withstanding about 280V to about 300V of operation. -
FIG. 4 is an equivalent circuit diagram of asemiconductor structure 40 in accordance with some embodiments of the present disclosure. Thesemiconductor structure 40 includes one enhancement mode (E-mode) transistor in thefirst region 100A and five depletion mode (D-mode) transistors in thesecond region 100B. The features/components of thesemiconductor structure 40 inFIG. 4 can be referred to the features/components such as the first device DE1, the second device DE2 and the third device DE3 of thesemiconductor structure 20/30 inFIG. 1G /FIG. 2 /FIG. 3 . - Although more devices coupled to each other on the
substrate 100 can reduce the thickness of theepitaxial layer 111 and lower the required voltage that each device must withstand, it does increase the area of thesubstrate 100. Thus, a trade-off between several factors, such as the reduced thickness of the epitaxial layer corresponding to the increased number of the devices, the increased area of the substrate and the size of the product in the application, can be considered for determining the number of the devices coupled to each other on thesubstrate 100. - In addition, the disclosure is not limited to the semiconductor structures provided in the above embodiments. In some other embodiments, the semiconductor structure may include other components/features to further improve the electrical performance of the semiconductor structure.
- In some embodiments, the parasitic charges generated during the plasma etching process can be accumulated in the
seed layer 104 under theepitaxial layer 111. The parasitic charges accumulated in theseed layer 104 will cause the increase of the dynamic on-resistance (R-on) and lead to the decreases of the on current (I-on), thereby failing the electric circuit and affecting the electrical performance of the semiconductor structures. In the following descriptions, the semiconductor structures in some other embodiments are provided to solve the problem of parasitic charges accumulated in theseed layer 104. -
FIG. 5 is a cross-sectional view of asemiconductor structure 50 in accordance with some other embodiments of the present disclosure. The features/components of thesemiconductor structure 50 inFIG. 5 similar or identical to the features/components of thesemiconductor structure 20 inFIG. 1G can be designated by the same or similar reference numbers. Also, the related configuration, the materials and the methods for the features/components of the devices, and the electrical connection between the devices can be referred to the descriptions in the above-mentioned embodiments, and those details are not repeated herein. - The difference between the
semiconductor structure 50 inFIG. 5 and thesemiconductor structure 10 inFIG. 1G is that the source electrode of each device of thesemiconductor structure 50 includes two conducting portions electrically connected to each other. Also, one of the conducting portions is electrically connected to theseed layer 104 by a through hole, thereby releasing the charges generated by the plasma etching process which have accumulated in theseed layer 104. - As shown in
FIG. 5 , in some embodiments, thefirst source electrode 121 of the first device DE1 includes afirst conducting portion 1211 and asecond conducting portion 1212 electrically connected to each other. Also, thefirst conducting portion 1211 and/or thesecond conducting portion 1212 penetrate through theepitaxial layer 111 and are/is in contact with theseed layer 104. - Similarly, in some embodiments, the
second source electrode 125 of the second device DE2 includes athird conducting portion 1251 and afourth conducting portion 1252 electrically connected to each other. Also, thethird conducting portion 1251 and/or thefourth conducting portion 1252 penetrate through theepitaxial layer 111 and is in contact with theseed layer 104. In this example, thethird conducting portion 1251 penetrates through theepitaxial layer 111 and is in contact with theseed layer 104, thereby releasing the charges accumulated in theseed layer 104. - When the
semiconductor structure 50 as shown inFIG. 5 is operating at a high-voltage (such as at a voltage above 600V), the conductive material filling in the throughholes seed layer 104, thereby solving the problem caused by the randomly moving parasitic charges at a high-voltage operation. Therefore, the electrical performance of thesemiconductor structure 50 as shown inFIG. 5 can be further improved by forming one or more paths for releasing the parasitic charges. - According to the semiconductor structures in some other embodiments, two or more depletion mode (D-mode) transistors can be disposed in the
second region 100B and coupled to each other.FIG. 6 is a cross-sectional view of asemiconductor structure 60 in accordance with some other embodiments of the present disclosure. The features/components inFIG. 6 similar or identical to the features/components inFIG. 3 andFIG. 5 are designated with similar or the same reference numbers, and the description of those similar or the identical features/components are not repeated herein. - As shown in
FIG. 6 , n depletion mode (D-mode) devices are formed in thesecond region 100B of thesemiconductor structure 60, and those D-mode devices are connected to each other as a cascade, wherein n is a positive integer that is equal to or greater than 3. Also, in some embodiments, the source electrode of each device of thesemiconductor structure 60 includes two conducting portions (such as thefirst conducting portion 1211 and thesecond conducting portion 1212, thethird conducting portion 1251 and thefourth conducting portion 1252, the conducting portions 125-21 and 125-22, . . . , the conducting portions 125-n1 and 125-n2) electrically connected to each other. Also, one of the conducting portions of each source electrode penetrates through theepitaxial layer 111 by the through holes (such as 151, 152, 152-2, . . . , 152-n) and is in contact with theseed layer 104. - Therefore, there are several advantages to operate the
semiconductor structure 60 as shown inFIG. 6 at a high-voltage (such as at a voltage above 600V) or at an ultra-high voltage, such as reducing the thickness of the epitaxial layer, lowering the required voltage that each device must withstand and the devices manufactured on the same substrate. Also, the conductive material filling in the through holes provide the releasing paths for releasing the charges accumulated in theseed layer 104, thereby preventing the randomly movement of the parasitic charges at a high-voltage operation. Therefore, the electrical performance of thesemiconductor structure 60 as shown inFIG. 6 has been further improved by forming the paths for releasing the parasitic charges. - According to the aforementioned descriptions, the semiconductor structure in some embodiments includes several devices such as transistors connected to each other as a cascade. In some embodiments, the semiconductor structure can be used in high-voltage applications or ultra-high voltage applications without the need to form a thick epitaxial layer. For a semiconductor structure, the epitaxial layer with a reduced thickness not only reduces the epitaxial growth time, but also significantly reduces the weight of the
epitaxial layer 111 on thesubstrate 100 and eases the stress generated by the epitaxial layer on the substrate. Also, each device included in the semiconductor structure, in accordance with some embodiments, can be a device that merely withstands a voltage lower than an operation voltage. According to the embodiments, a high-voltage application of about 1200V can be implemented by cascading the devices of the semiconductor structure. Additionally, the method for manufacturing the semiconductor structure in accordance with some embodiments is a method for fabricating a system on chip (SoC), which is easy to implement and has low production cost. According to the method for manufacturing the semiconductor structure in some embodiments, several devices, such as one enhancement mode (E-mode) transistor and one or more depletion mode (D-mode) transistors cascaded to each other, can be constructed on the same substrate. The portions of the epitaxial layer respectively corresponding to the different devices are isolated from each other by one or more isolation structures. According to the embodiments as provided above, the cascaded devices (such as transistors) of the semiconductor structure do not use the bonding wires for electrical connections, which can prevent the noise induced by the parasitic inductance and the parasitic capacitance (typically produced from the bonding wires), and reduce the spike of current (typically causing by a high change rate of input current (di/dt)). The smaller the spike of current swing, the less likely the device is to be damaged. Also, in some other embodiments, the semiconductor structure may include other components/features to further improve the electrical performance of the semiconductor structure. For example, the source electrode of each device of the semiconductor structure may further include at least two conducting portions, and one of the conducting portions is electrically connected to the seed layer to build a path for releasing the parasitic charges accumulated in the seed layer. Therefore, the electrical performance of the semiconductor structure can be further improved by forming one or more paths for releasing the parasitic charges accumulated in the seed layer. Accordingly, the electrical characteristics and the product reliability of the semiconductor structures in some embodiments of the present disclosure can be significantly improved. - The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (28)
1. A semiconductor structure, comprising:
a substrate, having a first region and a second region;
an epitaxial layer above the substrate;
a first device on the first region of the substrate, the first device comprising:
a first gate electrode on the epitaxial layer, wherein a dielectric layer is disposed on the epitaxial layer and covers the first gate electrode;
a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode;
a second device on the second region of the substrate, the second device comprising:
a second gate electrode disposed above the dielectric layer, wherein a lowermost surface of the second gate electrode is formed on a top surface of the dielectric layer;
a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode via a connecting portion connecting the second source electrode and the first drain electrode; and
an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure.
2. The semiconductor structure as claimed in claim 1 , wherein the second gate electrode of the second device is electrically connected to the first source electrode of the first device.
3. The semiconductor structure as claimed in claim 1 , wherein the isolation structure penetrates through the epitaxial layer and contacts a top surface of the substrate.
4. The semiconductor structure as claimed in claim 1 , further comprising a seed layer disposed on the substrate, wherein the epitaxial layer is disposed on the seed layer.
5. The semiconductor structure as claimed in claim 4 , wherein the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts a top surface of the substrate.
6. The semiconductor structure as claimed in claim 4 , wherein the first source electrode comprises two first conducting portions electrically connected to each other, and the first device further comprises a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
7. The semiconductor structure as claimed in claim 6 , wherein the second source electrode comprises two second conducting portions electrically connected to each other, and the second device further comprises a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
8. The semiconductor structure as claimed in claim 1 , wherein the first gate electrode comprises a p-type doping gallium nitride (GaN) material, and the second gate electrode comprises metal or polysilicon.
9. The semiconductor structure as claimed in claim 1 , wherein the first device is a high-voltage enhancement mode transistor, and the second device is a high-voltage depletion mode transistor.
10. The semiconductor structure as claimed in claim 1 , further comprising an interlayer dielectric layer on the epitaxial layer and covering the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
11. The semiconductor structure as claimed in claim 1 , further comprising:
a third device on the second region of the substrate, and the third device comprising:
a third gate electrode on the dielectric layer;
a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode,
wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
12. The semiconductor structure as claimed in claim 11 , wherein the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
13. The semiconductor structure as claimed in claim 11 , further comprising:
another isolation structure disposed on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by said another isolation structure.
14. The semiconductor structure as claimed in claim 11 , wherein the first device is a high-voltage enhancement mode transistor, and the second device and the third device are high-voltage depletion mode transistors.
15. The semiconductor structure as claimed in claim 1 , wherein the substrate comprises a base and an insulating layer disposed on the base, and the epitaxial layer is disposed on the insulating layer.
16. A method for manufacturing a semiconductor structure, comprising:
providing a substrate, wherein the substrate has a first region and a second region;
forming an epitaxial layer above the substrate;
forming an isolation structure on the substrate, wherein portions of the epitaxial layer respectively disposed in the first region and the second region are isolated from each other by the isolation structure;
forming a first device on the first region of the substrate, and the first device comprising:
a first gate electrode on the epitaxial layer, wherein a dielectric layer is formed on the epitaxial layer and covers the first gate electrode;
a first source electrode and a first drain electrode disposed at two opposite sides of the first gate electrode; and
forming a second device on the second region of the substrate, and the second device comprising:
a second gate electrode disposed above the dielectric layer, wherein a lowermost surface of the second gate electrode is formed on a top surface of the dielectric layer;
a second source electrode and a second drain electrode disposed at two opposite sides of the second gate electrode, wherein the second source electrode is electrically connected to the first drain electrode via a connecting portion connecting the second source electrode and the first drain electrode.
17. The method for manufacturing the semiconductor structure as claimed in claim 16 , wherein the second gate electrode of the second device is electrically connected to the first source electrode of the first device.
18. The method for manufacturing the semiconductor structure as claimed in claim 16 , wherein the isolation structure penetrates through the epitaxial layer and contacts a top surface of the substrate.
19. The method for manufacturing the semiconductor structure as claimed in claim 16 , further comprising forming a seed layer on the substrate, wherein the epitaxial layer is formed on the seed layer.
20. The method for manufacturing the semiconductor structure as claimed in claim 19 , wherein the isolation structure penetrates through the epitaxial layer and the seed layer, and the isolation structure contacts a top surface of the substrate.
21. The method for manufacturing the semiconductor structure as claimed in claim 19 , wherein the first source electrode comprises two first conducting portions electrically connected to each other, and the first device further comprises a first through hole electrically connected to one of the first conducting portions, wherein the first through hole penetrates through the epitaxial layer and contacts the seed layer.
22. The method for manufacturing the semiconductor structure as claimed in claim 19 , wherein the second source electrode comprises two second conducting portions electrically connected to each other, and the second device further comprises a second through hole electrically connected to one of the second conducting portions, wherein the second through hole penetrates through the epitaxial layer and contacts the seed layer.
23. The method for manufacturing the semiconductor structure as claimed in claim 16 , wherein the first device is a high-voltage enhancement mode transistor, and the second device is a high-voltage depletion mode transistor.
24. The method for manufacturing the semiconductor structure as claimed in claim 16 , wherein the semiconductor structure further comprises an interlayer dielectric layer on the epitaxial layer, and the interlayer dielectric layer covers the first device and the second device, wherein the interlayer dielectric layer comprises the dielectric layer covering the first gate electrode and another dielectric layer covering the second gate electrode.
25. The method for manufacturing the semiconductor structure as claimed in claim 16 , further comprising:
forming a third device on the second region of the substrate, the third device comprising:
a third gate electrode on the dielectric layer;
a third source electrode and a third drain electrode disposed at two opposite sides of the third gate electrode,
wherein the third source electrode of the third device is electrically connected to the second drain electrode of the second device.
26. The method for manufacturing the semiconductor structure as claimed in claim 25 , wherein the third gate electrode of the third device is electrically connected to the second source electrode of the second device.
27. The method for manufacturing the semiconductor structure as claimed in claim 25 , further comprising:
forming another isolation structure on the substrate, so that other portions of the epitaxial layer corresponding to the second device and the third device are isolated from each other by said another isolation structure.
28. The method for manufacturing the semiconductor structure as claimed in claim 25 , wherein the first device is a high-voltage enhancement mode transistor, and the second device and the third device are high-voltage depletion mode transistors.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/854,161 US11152364B1 (en) | 2020-04-21 | 2020-04-21 | Semiconductor structure and methods for manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/854,161 US11152364B1 (en) | 2020-04-21 | 2020-04-21 | Semiconductor structure and methods for manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US11152364B1 US11152364B1 (en) | 2021-10-19 |
US20210327875A1 true US20210327875A1 (en) | 2021-10-21 |
Family
ID=78082151
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/854,161 Active US11152364B1 (en) | 2020-04-21 | 2020-04-21 | Semiconductor structure and methods for manufacturing the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US11152364B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11569378B2 (en) | 2020-12-22 | 2023-01-31 | Texas Instruments Incorporated | Semiconductor on insulator on wide band-gap semiconductor |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7501670B2 (en) | 2007-03-20 | 2009-03-10 | Velox Semiconductor Corporation | Cascode circuit employing a depletion-mode, GaN-based FET |
TWI512831B (en) | 2007-06-01 | 2015-12-11 | Univ California | P-gan/algan/aln/gan enhancement-mode field effect transistor |
US8076699B2 (en) | 2008-04-02 | 2011-12-13 | The Hong Kong Univ. Of Science And Technology | Integrated HEMT and lateral field-effect rectifier combinations, methods, and systems |
US8389348B2 (en) * | 2010-09-14 | 2013-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanism of forming SiC crystalline on Si substrates to allow integration of GaN and Si electronics |
US9165839B2 (en) | 2012-03-13 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plasma protection diode for a HEMT device |
US8946779B2 (en) * | 2013-02-26 | 2015-02-03 | Freescale Semiconductor, Inc. | MISHFET and Schottky device integration |
US20140264449A1 (en) * | 2013-03-15 | 2014-09-18 | Semiconductor Components Industries, Llc | Method of forming hemt semiconductor devices and structure therefor |
US11289593B2 (en) * | 2015-07-31 | 2022-03-29 | Infineon Technologies Austria Ag | Breakdown resistant HEMT substrate and device |
US20200203520A1 (en) * | 2018-12-20 | 2020-06-25 | Texas Instruments Incorporated | Gallium nitride devices including a tunnel barrier layer |
JP7300840B2 (en) * | 2019-02-04 | 2023-06-30 | ローム株式会社 | Manufacturing method of nitride semiconductor device |
-
2020
- 2020-04-21 US US16/854,161 patent/US11152364B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11152364B1 (en) | 2021-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12027603B2 (en) | Semiconductor device | |
US9887268B2 (en) | Capacitively-coupled field-plate structures for semiconductor devices | |
US11127847B2 (en) | Semiconductor devices having a gate field plate including an extension portion and methods for fabricating the semiconductor device | |
TWI735938B (en) | Semiconductor device and method of manufacturing the same | |
US10608102B2 (en) | Semiconductor device having a drain electrode contacting an epi material inside a through-hole and method of manufacturing the same | |
CN112490285B (en) | Semiconductor device and method for manufacturing the same | |
TWI775027B (en) | Semiconductor structure | |
US11211331B2 (en) | Semiconductor structure having a via and methods of manufacturing the same | |
US11189687B2 (en) | Semiconductor devices and methods of manufacturing the same | |
US11152364B1 (en) | Semiconductor structure and methods for manufacturing the same | |
TWI716890B (en) | Semiconductor device and methods for manufacturing the same | |
US11127846B2 (en) | High electron mobility transistor devices and methods for forming the same | |
US10903350B2 (en) | Semiconductor devices and methods for forming the same | |
EP3539159A1 (en) | Semiconductor devices with multiple channels and three-dimensional electrodes | |
CN111223824B (en) | Semiconductor device and method of forming the same | |
CN112117328A (en) | Semiconductor device and method for manufacturing the same | |
CN113078098A (en) | Semiconductor structure and manufacturing method thereof | |
TWI732155B (en) | Semiconductor devices and methods for forming the same | |
CN115440811B (en) | Semiconductor device and method for manufacturing the same | |
US20240088242A1 (en) | High electron mobility transistors | |
US20240014307A1 (en) | High electron mobility transistor (hemt) device and method of forming the same | |
TWM623644U (en) | Semiconductor device | |
CN112490278A (en) | Semiconductor epitaxial structure with reduced defects |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIN, SHIN-CHENG;REEL/FRAME:052455/0293 Effective date: 20200409 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |