US20200221382A1 - System and method for low-power wireless beacon monitor - Google Patents
System and method for low-power wireless beacon monitor Download PDFInfo
- Publication number
- US20200221382A1 US20200221382A1 US16/241,988 US201916241988A US2020221382A1 US 20200221382 A1 US20200221382 A1 US 20200221382A1 US 201916241988 A US201916241988 A US 201916241988A US 2020221382 A1 US2020221382 A1 US 2020221382A1
- Authority
- US
- United States
- Prior art keywords
- beacon
- signal
- amplitude
- processing circuit
- wireless station
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 238000012545 processing Methods 0.000 claims abstract description 77
- 238000001514 detection method Methods 0.000 claims description 30
- 239000013078 crystal Substances 0.000 claims description 29
- 230000008569 process Effects 0.000 claims description 27
- 230000011664 signaling Effects 0.000 claims description 14
- 230000002401 inhibitory effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 16
- 230000008859 change Effects 0.000 description 10
- 238000004891 communication Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 7
- 230000010363 phase shift Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 230000000630 rising effect Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 101100458289 Drosophila melanogaster msps gene Proteins 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000012804 iterative process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000012952 Resampling Methods 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000004622 sleep time Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/02—Power saving arrangements
- H04W52/0209—Power saving arrangements in terminal devices
- H04W52/0225—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal
- H04W52/0229—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal where the received signal is a wanted signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W48/00—Access restriction; Network selection; Access point selection
- H04W48/20—Selecting an access point
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W48/00—Access restriction; Network selection; Access point selection
- H04W48/16—Discovering, processing access restriction or access information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/02—Power saving arrangements
- H04W52/0209—Power saving arrangements in terminal devices
- H04W52/0212—Power saving arrangements in terminal devices managed by the network, e.g. network or access point is master and terminal is slave
- H04W52/0216—Power saving arrangements in terminal devices managed by the network, e.g. network or access point is master and terminal is slave using a pre-established activity schedule, e.g. traffic indication frame
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W88/00—Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
- H04W88/08—Access point devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Definitions
- WiFi receivers consume significant amounts of power. Such wireless devices may process all traffic received by the wireless device.
- FIG. 1 is a functional block diagram of gain and event processing components for a wireless reception and power control system according to some embodiments.
- FIG. 2 is a functional block diagram of a configurable multi-mode receiver according to some embodiments.
- FIG. 3 is a flowchart for turning off amplitude and phase paths of a receiver upon detecting conditions of a beacon message according to some embodiments.
- FIG. 4 is a flowchart for turning off the phase path of a receiver upon detecting conditions of a beacon message according to some embodiments.
- FIG. 5 is a timing diagram for TIM and DTIM beacon messages according to some embodiments.
- FIG. 6A is message structure diagram for a beacon message according to some embodiments.
- FIG. 6B is a message structure diagram for frame body fields according to some embodiments.
- FIG. 6C is a message structure diagram for a TIM information element according to some embodiments.
- FIG. 6D is a message structure diagram for a bitmap control byte within a TIM information element according to some embodiments.
- FIG. 7 is a graph of current vs. time for a wireless station receiver receiving a beacon message according to some embodiments.
- FIG. 8 is a graph of power vs. time for a beacon message according to some embodiments.
- FIG. 9 is a system interface diagram showing an access point and wireless stations according to some embodiments.
- FIG. 1 is a functional block diagram of gain and event processing components for a wireless reception and power control system 100 according to some embodiments.
- a Wi-Fi beacon signal may be received by antenna 102 .
- a beacon signal e.g., a modulated beacon signal such as a bi phase-shift keying (BPSK) or quadrature phase-shift keying (QPSK) signal, may be processed by an RF circuit 104 .
- the RF circuit 104 may include a receiver, e.g., a polar receiver.
- the RF circuit 104 implemented as, e.g., a polar receiver may have an amplitude processing path and a phase processing path.
- An example configuration of an RF circuit implemented as a polar receiver may be the configurable receiver 200 shown in FIG. 2 .
- the RF circuit 104 when implemented as a receiver, may provide digital output signals to a baseband circuit 106 .
- the baseband circuit 106 may be configured to receive, e.g., I and Q (rectangular format) symbols for some embodiments.
- the baseband circuit 106 may be configured to receive, e.g., amplitude and phase (polar format) signals.
- AGC circuit 108 may be configured to regulate a gain of the RF circuit 104 .
- the RF circuit 104 may include one or more low-noise amplifier (LNA) stages.
- the AGC circuit 108 may be configured to regulate a gain of, e.g., the low-noise amplifier (LNA) to account for differences in signal strength of received beacon RF signals.
- the AGC circuit 108 may converge an AGC value in an iterative manner after detecting a large signal power jump (such as detecting a signal level or signal power that exceeds a threshold), where the signal power jump requires a corresponding decrease in LNA gain.
- Gain related events such as a detected large signal change and corresponding gain change by the AGC circuit 108 , may be indicated to a coprocessor (COP) 110 , e.g., a MAC coprocessor, using an event signal (e.g., “GAIN”) provided to the COP 110 , directly, or, e.g., by way of an events circuit 112 .
- the events circuit 112 may be used in conjunction with, e.g., gain values received from the AGC circuit 108 to generate a gain related event signal (such as a large gain change event signal, or AGC gain convergence subsequent to a large gain change) sent to the MAC coprocessor 110 .
- an AGC accelerator circuit calculates power, as shown in Eq. 1, using, e.g., I and Q values outputted from the RF circuit 104 (see, e.g., the receiver 200 of FIG. 2 ), according to the following relationship:
- Some embodiments calculate power, as shown in Eq. 2, using amplitude values from, e.g., an amplitude path, such as amplitude values outputted by RF circuit 104 (see, e.g., example amplitude detection circuit 266 from example configurable receiver 200 shown in FIG. 2 ):
- the gain of the LNA stage(s) of the RF circuit 104 is adjusted until the power (which may be calculated as shown in Eq. 1 or Eq. 2 for some embodiments), or a low-pass filtered version of the power, is between two thresholds.
- a low-pass filtered version of the power may be calculated.
- a large jump in receive signal power may be caused by the reception of a new beacon frame, which begins with a synchronization pattern.
- the AGC value is adjusted based on received signal power. The AGC value may be adjusted until the output power level of the LNA does not exceed a threshold or is between two thresholds.
- the AGC may adjust the gain of the LNA based on sample values from the ADC 260 such that the conversion range of the ADC 260 is not exceeded.
- detection of the synchronization pattern (which may cause a beacon detection signal to be generated) may be used to directly adjust receiver processing paths within the RF circuit 104 , e.g., with direct control from the COP 110 (via a feedback path shown in FIG. 1 ) based on analysis of, e.g., digital signals from the baseband circuit 106 .
- a beacon detecting signal may be an automatic gain control adjustment signal or a beacon preamble symbol sequence detection signal (e.g., based on a known or expected synchronization pattern in a beacon preamble).
- the polar receiver generates amplitude and phase values associated with a received beacon signal.
- receive amplitude values may be replaced by fixed values (e.g., a “1”, when an amplitude processing path is turned off), and phase values may be processed by the CORDIC to generate I and Q values used to further demodulate the received signal to recover beacon message data values.
- the baseband circuit 106 for some embodiments may include, e.g., circuits for correlation and detection of Barker sequences, Fast-Fourier Transform (FFT), interleaving, and Viterbi decoding algorithms.
- FFT Fast-Fourier Transform
- control signals and/or power values are received by the AGC circuit 108 . These control signals and/or power values are used to adjust the AGC value and resistive feedback and thereby the gain of the RF circuit 104 (e.g., one or more LNA stages in the circuit 104 ).
- the AGC circuit 108 outputs to the RF circuit 104 a control signal to control the gain of the LNA.
- the AGC circuit 108 outputs to the events circuit 112 a gain signal to indicate the gain value.
- the events circuit 112 may receive events such as (and may combine events such as) the gain value with data values received from the baseband circuit, to, e.g., determine the occurrence of events associated with receiving a beacon message.
- the coprocessor 110 may be used in conjunction with the events circuit 112 to determine the timing of events for some embodiments.
- the coprocessor 110 may provide, directly or indirectly, control signals and/or power values to affect power management of the RF circuit 104 .
- the coprocessor 110 may provide control signals to any of, e.g., the power supply 120 , the RF circuit 104 , the transmitter 122 , and the AGC circuit 108 , and so on.
- the coprocessor 110 stores beacon message data values and event timing data in RAM 114 , 116 (which may be internal or external to the coprocessor 110 for some embodiments).
- the coprocessor 110 has access to an external RAM bus for storage of data.
- MAC coprocessor 110 is used to sequentially process demodulated symbols in real-time.
- a polar receiver may be configured to set a gain control value (e.g., an AGC value) to a fixed value and turn off the amplitude processing circuit.
- the amplitude processing circuit may be turned off based on one of the scenarios mentioned above.
- the amplitude path may be turned off and a fixed value provided without using, e.g., gain control provided by the AGC circuit 108 .
- Additional symbols (such as symbols received after turning off the amplitude processing circuit) may be sequentially demodulated using received phase values in combination with a fixed amplitude value.
- the system 100 may include (or may communicate with) a timing control circuit such as a crystal oscillator 118 or an RC timing circuit.
- the crystal oscillator 118 may continue to operate during a sleep mode of the wireless station, and may keep precise timing over extended time periods, e.g., during a sleep mode.
- a symbol demodulation crystal oscillator 124 is used to generate clock signals for demodulation. The bias current to the symbol demodulation crystal oscillator 124 may be increased for high resolution symbol demodulation.
- the crystal oscillator 118 via a coprocessor 110 , may communicate with a power supply 120 to power the system 100 (including RF circuit 104 ) back on.
- a counter within the power supply may be programmed by the coprocessor, or the coprocessor may monitor the time/clock generated by the crystal, and responsively enable the power supply circuits to initiate the wake-up process.
- a transmitter block e.g., transmitter 122
- the crystal oscillator 118 may indirectly via a coprocessor 110 , for example, turn the transmitter 122 back on.
- power supply lines are shown coming from the power supply 120 to, e.g., the RF circuit 104 and the coprocessor 110 and the transmitter 122 , but generally the power supply 120 may power any number of circuits in the system 100 .
- the coprocessor 110 may communicate directly with the power supply 120 to control or adjust all or some of the power supplied by the power supply 120 to other circuits in the system 100 .
- the coprocessor 110 may include a power management unit (PMU). In some embodiments, the PMU may be located external to the coprocessor 110 .
- PMU power management unit
- the power supply 120 may include, or may interface with, low-drop out (LDO) voltage regulator circuits that may provide on-chip power management, which may be used to turn off specific circuits during a low power mode of operation.
- LDO low-drop out
- a bias current control circuit may be used to cause selected circuits to shut off.
- FIG. 2 is a functional block diagram of a configurable multi-mode receiver 200 according to some embodiments.
- a configurable multi-mode receiver system and method for modulated signal communications is presented.
- Wi-Fi communications using, e.g., constant envelope magnitude information and polar to rectangular (IQ) conversion and baseband low pass filtering are presented. It will be understood that examples presented in accordance with some embodiments may relate to Wi-Fi communications as well as, e.g., other communication specifications, e.g., low energy communication specifications.
- Some examples of a configurable receivers having, e.g., a low energy mode are described in U.S. Pat. No. 10,122,397, entitled “Polar Receiver System and Method for Bluetooth Communications”, issued Nov. 6, 2018, which claims priority to a provisional application No. 62/477,999, filed Mar. 28, 2017, both of which are hereby incorporated by reference herein in their entirety.
- FIG. 2 shows an example configurable multi-mode receiver 200 receives an incoming radio-frequency (RF) signal through an input node (not shown), such as an antenna.
- the incoming radio-frequency signal which may be implemented as a modulated carrier signal, has a frequency in the range of 2412 MHz-2484 MHz, although, as appreciated by one of skill in the art, the use of the configurable receiver 200 is not limited to that frequency range.
- the incoming radio-frequency signal may be filtered by a bandpass filter (not shown) and amplified by a low-noise amplifier (LNA) 205 (e.g., one or more LNA stages 205 ).
- LNA low-noise amplifier
- the configurable receiver 200 operates to receive and decode frequency modulated or phase-modulated radio-frequency signals, such as signals modulated using phase shift keying (PSK) or quadrature amplitude modulation (QAM).
- phase-modulated signals include signals that are modulated in phase (e.g., binary phase-shift keying (BPSK), quadrature phase-shift keying (QPSK), 8-PSK, or 16-PSK) as well as signals that are modulated in both phase and amplitude (e.g., 16-QAM, 64-QAM, or 256-QAM).
- Frequency modulated signals include, among others, frequency shift keying (FSK) signals such as binary frequency-shift keying (BFSK) signals, multiple frequency-shift keying (MFSK) signals, and minimum-shift keying (MSK) signals.
- FSK frequency shift keying
- BFSK binary frequency-shift keying
- MFSK multiple frequency-shift keying
- MSK minimum-shift keying
- BPSK or QPSK modulated signals transmitted as beacons are received and processed by the example configurable multi-mode receiver 200 .
- BPSK and QPSK modulated signals are merely one example of received signals. While some of the embodiments described herein refer to the demodulation of phase-modulated signals (such as, e.g., QPSK), some embodiments also may be used to demodulate frequency-modulated (FM) signals, based on the mathematical relationship between changes in frequency and changes in phase.
- FM frequency-modulated
- the configurable receiver 200 may be provided with frequency division circuitry 210 .
- the frequency division circuitry has an input for receiving the modulated radio-frequency input signal from the low-noise amplifier 205 and a frequency-divided output for providing a frequency-divided output signal to a trigger input of a time-to-digital converter (TDC) 220 .
- TDC time-to-digital converter
- the frequency division circuitry operates to divide the frequency of the input signal by a frequency divisor.
- the frequency division circuitry may be implemented using a harmonic injection-locked oscillator, a digital frequency divider, or a combination thereof, among other possibilities.
- the frequency division circuitry 210 may comprise an injection-locked oscillator 212 , an amplitude limiter 214 , and a frequency divider 216 (having a divisor such as 4, 8, 16, etc.).
- a time-to-digital converter 220 may operate to measure a characteristic time of the frequency-divided signal, such as the period of the frequency-divided signal.
- the time-to-digital converter 220 may operate to measure the period of the frequency-divided signal by measuring an elapsed time between successive corresponding features of the frequency-divided signal.
- the time-to-digital converter may measure the period of the frequency-divided signal by measuring a time between successive rising edges of the frequency-divided signal or the time between successive falling edges of the frequency-divided signal.
- the time-to-digital converter may measure a characteristic time other than a complete period, such as an elapsed time between a rising edge and a falling edge of the frequency-divided signal.
- the TDC may measure features (i.e., rising edges, or falling edges) of the modulated signal with respect to an internal reference clock. In this manner, the phase measurement of the received signal may be made with respect to the internal timing signal. Frequency offsets between the received modulated signal (after frequency division, when present) may be accounted for by repeatedly removing a time increment equal to predetermined difference in period between the internal reference and the received modulated signal.
- the time-to-digital converter 220 operates without the use of an external trigger such as a clock signal. That is, the time-to-digital converter 220 measures the time between two features (e.g., two rising edges) of the frequency-divided signal rather than the time between an external trigger signal and a rising edge of the frequency-divided signal. Because the start and end of the time period measured by the time-to-digital converter 220 are both triggered by the frequency-divided signal, rather than an external clock signal, the time-to-digital converter 220 , is referred to herein as a self-triggered time-to-digital converter. In some embodiments, the time-to-digital converter 220 may be implemented by comparing, e.g., the frequency-divided signal with an external clock signal, such that the time-to-digital converter 220 may be triggered externally.
- an external trigger such as a clock signal.
- the self-triggered time-to-digital converter 220 may provide a digital time output that represents the period of the frequency-divided output signal.
- the digital time output may be provided to a digital subtractor 225 .
- the digital subtractor 225 operates to subtract a period offset value T from the digital time output, thereby generating an offset digital time output signal.
- the period offset value may be a constant value corresponding to an expected period of the frequency-divided signal in an unmodulated state, which may be expressed in native units used by the time-to-digital converter.
- the period offset value T may be expressed by:
- LSB is the amount of time represented by the least significant bit of the time-to-digital converter.
- the offset digital time output is thus at or near zero when no shift is occurring in the phase of the frequency-divided signal.
- a momentary frequency shift does occur in the modulated radio-frequency signal. This results in a temporary change in the period of the modulated radio-frequency signal, which in turn causes a temporary change in the period of the frequency-divided signal. This temporary change in the period of the frequency-divided signal is measured as a temporary change in the digital time output (and in the offset digital time output).
- the offset digital time output is at or near zero during periods when the phase of the modulated radio-frequency signal remains steady, while a shift in the phase of the modulated radio-frequency signal results in the offset digital time output signal briefly taking on a positive or negative value, depending on the direction of the phase shift.
- the offset digital time output signal is provided to a digital integrator 230 , which may be implemented in configurable receiver 200 using a digital adder 232 and a register 234 . In other embodiments, alternative implementations of the digital integrator may be used.
- the digital integrator generates an integrated time signal.
- the register 234 may be clocked using the frequency-divided signal, resulting in one addition per cycle of the frequency-divided signal.
- the integrated time signal provides a value that represents the current phase of the modulated radio-frequency signal.
- the integrated time signal may be resampled using a register 235 , which may be clocked by a clock source (not shown).
- the register 235 operates to sample the integrated time signal at 160 Msps, although other sampling rates may alternatively be used.
- the phase signal generation is synchronous with the receiver clock, and no resampling is used.
- the beacon transmission is rapidly detected by a beacon identification signal generated in response to certain events, such as (i) the identification of Barker sequences by a Barker sequence correlator, or (ii) by a large AGC adjustment followed by AGC gain convergence.
- the continuing BPSK beacon signal may be processed by freezing the AGC adjustment, and setting the amplitude value provided to (or processed by) the CORDIC to a constant value (e.g., an amplitude of “1”).
- configurable receiver 200 may further comprise an amplitude path.
- Elements of the amplitude path include amplitude detection circuit 266 having mixer 245 , low pass filter 250 , analog-to-digital circuit 260 and alignment logic 265 .
- amplitude detection circuit 266 may be implemented as an envelope detector, operating to provide a signal representing the amplitude of the modulated radio-frequency signal.
- the envelope detector may operate using various techniques such as, for example, signal rectification followed by low-pass filtering.
- the amplitude path may include mixer 245 and low pass filter 250 .
- mixer 245 receives the output of LNA 205 and the output of XOR 246 , which is coupled to oscillator 212 and generates a frequency, such as a carrier frequency.
- the signal representing the amplitude of the modulated radio-frequency signal may be converted to a digital form with an analog-to-digital converter (ADC) 260 .
- ADC 260 samples the amplitude of the modulated radio-frequency signal at 160 Msps.
- an alignment logic 265 may be provided to provide temporal alignment between the amplitude signal from ADC 260 and the phase signal from register 235 , accommodating different processing delays in the generation of the amplitude signal versus the phase signal.
- the aligned amplitude and phase signals may be provided to coordinate rotation digital computer (CORDIC) logic circuit 270 .
- the CORDIC logic 270 is operative to identify in-phase (I) and quadrature (Q) components corresponding to a phase-modulated radio-frequency input signal.
- the identified I and Q components may be processed and/or analyzed to demodulate the received signal, as known to those of skill in the art.
- the configurable receiver 200 may operate on a constant envelope modulated signal, such as a BPSK-modulated beacon signal. In such cases, the configurable receiver 200 may operate in a reduced power mode. In such a reduced power mode, the amplitude path of the signal may be selectively disabled, and rather than a received and processed amplitude signal, a constant amplitude value (such as a constant amplitude of 1) may be input to the CORDIC logic 270 to process the phase signal.
- a constant amplitude value such as a constant amplitude of 1
- configurable receiver 200 includes mode control circuit 290 at least coupled to the input of CORDIC 270 and, in one embodiment, coupled to the input of configurable receiver 200 , such as at the input or output of LNA 205 to control the mode of operation for configurable receiver 200 .
- a beacon detection signal 295 may be generated if (i) the AGC settles following a large jump, or (ii) a beacon synchronization pattern is detected. If a beacon detection signal 295 is generated, a low power mode may be implemented by turning off the amplitude path 290 and injecting, for example, a constant “1” to a multiplexer 297 and selecting the constant “1” to be outputted to CORDIC 270 as representative of the amplitude signal.
- the amplitude signal provided to CORDIC 270 may default to the amplitude signal generated by the amplitude detection circuit 266 .
- the beacon detection signal 295 may be generated by a MAC coprocessor, such as the MAC coprocessor 110 shown in FIG. 1 .
- the CORDIC converts the polar signals to I and Q signals, which are output to the baseband circuit 296 .
- the digital divider 216 may be positioned after the time-to-digital converter 220 in some embodiments, reflecting the distributive property of multiplication.
- FIG. 3 is a flowchart 300 for turning off amplitude and phase paths of a receiver upon detecting conditions of a beacon message according to some embodiments.
- a wireless station may perform, for some embodiments, a process that includes: enabling 302 , at an estimated time of a beacon signaling interval, an amplitude processing circuit, a phase processing circuit, and a medium access control (MAC) coprocessor of a polar receiver of a wireless station; demodulating 304 symbols of a received beacon signal by processing amplitude values from the amplitude processing circuit and phase values from the phase processing circuit; responsive to detecting a beacon detection signal, turning off 306 the amplitude processing circuit; sequentially demodulating 308 additional symbols of the received beacon signal by processing the phase values in combination with a fixed amplitude value; processing 310 the sequentially demodulated additional symbols using the MAC coprocessor; detecting 312 a traffic indication signal value in a data payload portion of the received beacon signal; and turning off 314 the phase processing circuit upon detecting a traffic
- a wireless station operations may include: enabling, at an estimated time of a beacon signaling interval, an amplitude processing circuit and a phase processing circuit of a polar receiver of wireless station; sequentially demodulating symbols of the received beacon signal using at least the phase processing circuit to detect a traffic indication signal value in a data payload portion of the received beacon signal; and shutting off the phase processing circuit upon detecting a traffic indication signal value indicating no data traffic for the wireless station.
- the wireless station's operations may further include: demodulating symbols of the received beacon signal with the polar receiver; and responsive to detecting a beacon preamble symbol sequence, shutting off the amplitude processing circuit and setting an amplitude, wherein sequentially demodulating symbols of the received beacon signal is performed using the phase processing circuit.
- a wireless station apparatus may include: an amplitude processing circuit of a polar receiver of a wireless station, configured to generate amplitude values of a received beacon signal; a phase processing circuit configured to generate phase values of the received beacon signal; a medium access control (MAC) coprocessor configured (i) to demodulate symbols of the received beacon signal by processing the amplitude values and the phase values, (ii) upon receiving indication of a synchronization pattern of the received beacon signal, to turn off the amplitude processing circuit, and (iii) upon receiving a traffic indication signal value indicating no data traffic for the wireless station, to turn off the phase processing circuit; an events circuit configured (i) to detect the synchronization pattern and indicate detection of the synchronization pattern to the MAC coprocessor, and (ii) to detect a traffic indication signal value in a data payload portion of the received beacon signal and send the traffic indication signal value to the MAC coprocessor; and a beacon timing circuit configured to enable, at an estimated time of a beacon signaling interval, the amplitude values of
- FIG. 4 is a flowchart 400 for turning off the phase path of a receiver upon detecting conditions of a beacon message according to some embodiments.
- a wireless station may perform, for some embodiments, a process that includes: enabling 402 , at an estimated time of a beacon signaling interval, an amplitude processing circuit and a phase processing circuit of a polar receiver of wireless station.
- the process also may include sequentially demodulating 404 symbols of the received beacon signal using at least the phase processing circuit to detect a traffic indication signal value in a data payload portion of the received beacon signal.
- the process may include shutting off 406 the phase processing circuit upon detecting a traffic indication signal value indicating no data traffic for the wireless station.
- FIG. 5 is a timing diagram 500 for TIM and DTIM beacon messages (sent by, e.g., an access point (AP)), broadcast, and unicast messages according to some embodiments.
- a beacon message may be sent generally at a periodic rate according to a beacon interval value. For example, a beacon message may be sent every 100 ms according to a WiFi protocol standard.
- FIG. 5 labels the beacon messages as TIM beacons 504 , 506 , 510 , 512 and DTIM beacons 502 , 508 , 514 .
- the interval between TIM beacons 504 , 506 , 510 , 512 and DTIM beacons 502 , 508 , 514 may be configured.
- the beacons also include a bitmap control byte 680 , which is described below with regard to FIG. 6C , that indicates whether multicast/broadcast packets are buffered for transmission following the DTIM beacon.
- a wireless station upon receiving a TIM beacon message that indicates unicast data is waiting for the wireless station, may respond back to the access point (AP) with an “awake” message, such as a “PS-Poll” message. The AP may send a unicast message upon receiving the “awake” message. For some embodiments, at certain times, a wireless station may ignore TIM beacons and enter sleep mode while awaiting reception of the next DTIM beacon message.
- a wireless station may turn off the wireless station's polar receiver for a period of time exceeding the DTIM beacon signaling interval. For example, if beacon messages are sent every 100 ms, and the DTIM interval is set to 3, then a wireless station may sleep for a period exceeding 200 ms (e.g., 500 ms) and process only every other DTIM beacon message. During sleep mode, the wireless station may turn off the polar receiver completely (including the symbol demodulation crystal oscillator 124 of FIG. 1 ) and use a crystal oscillator (see, e.g., crystal oscillator 118 of FIG. 1 ) that is used to determine the wake-up time. The wake-up time may be adjusted iteratively each sleep period to determine a peak wake-up time and to increase the sleep time.
- a DTIM beacon is sent every DTIM interval, which is described in regards to FIG. 6C .
- TIM beacons are sent in between DTIM beacons.
- a wireless station may skip TIM beacons when in power saving mode.
- a DTIM interval may be 3 with beacons sent every 100 ms.
- a DTIM beacon 502 is sent.
- a broadcast message 516 is sent following the DTIM beacon.
- the DTIM count which is described in regards to FIG. 6C , is 0 because the beacon is a DTIM beacon.
- a TIM beacon 506 is transmitted, and the DTIM count is one.
- a DTIM beacon 508 is sent, and the DTIM count is zero.
- a crystal oscillator 118 may be used to turn on the system at a threshold time period prior to 300 ms.
- the threshold time period may be equal to the length of time the receiver (and transmitter for some embodiments) takes to power up plus a safety factor.
- the wireless station may skip DTIM beacons if configured to do so. For example, a wireless station may skip every other DTIM beacon. Hence, the wireless station may not exit sleep mode until a threshold time period prior to 600 ms, which is shown as DTIM beacon 514 .
- FIG. 6A is message structure diagram 600 for a beacon message according to some embodiments.
- a synchronization pattern 602 (“SYNC”) may be received at the beginning of a beacon message, e.g., in the preample prior to other fields and the payload of the beacon message.
- the sync pattern 602 may be identified by a Barker sequence correlator for some embodiments. More generally, in some embodiments. the sync pattern may be used by, e.g., the system 100 of FIG.
- an amplitude path of the RF circuit 104 e.g., implemented as a polar receiver, in accordance with some embodiments
- the RF circuit 104 may be turned off, e.g., by providing a fixed amplitude value in place of the amplitude processing path.
- a beacon message may include three components: a Media Access Control (MAC) header 604 , a frame body 606 , and a frame check sequence (FCS) 608 .
- MAC Media Access Control
- FCS frame check sequence
- a synchronization pattern 602 is detected and an event is generated and sent to a MAC coprocessor (such as the coprocessor 110 shown in FIG. 1 ) indicating detection of the synchronization pattern 602 .
- the baseband circuit 106 may detect the synchronization pattern 602 and may send a signal to the events circuit 112 indicating detection of the synchronization pattern.
- the events circuit 112 may generate and send to the MAC coprocessor 110 a signal indicating detection of the synchronization pattern 602 for some embodiments.
- the frame body component 606 of a beacon signal is expanded into the fields shown in FIG. 6B .
- One of the frame fields, the TIM information element 642 is expanded to show the TIM information element's structure in FIG. 6C .
- FIG. 6B is a message structure diagram for frame body fields 630 according to some embodiments.
- Frame body, or payload, fields may include many different fields in accordance with a WiFi protocol.
- Some embodiments may include 8 bytes for a timestamp 632 , 2 bytes for a beacon interval field 634 , 2 bytes for a capability information field 636 , up to 32 bytes for a service set identifier (SSID) field 638 , and a variable number of bytes for a supported rates field 640 .
- Additional frame fields (not all shown in FIG.
- a frequency-hopping (FH) parameter set field may include, e.g., a frequency-hopping (FH) parameter set field, a direct-sequence (DS) parameter set field, a contention-free (CF) parameter set field, an independent basic service set (IBSS) parameter set field, and a traffic indication map (TIM) information element field 642 .
- FH frequency-hopping
- DS direct-sequence
- CF contention-free
- IBSS independent basic service set
- TIM traffic indication map
- the beacon interval field 634 indicates the quantity of time units (TU) between the start of one beacon signal and next beacon signal. A time unit is equal to 1.024 ms. If the beacon interval field is equal to 100, then a beacon signal may be sent every 102.4 ms.
- the beacon interval field 634 is used to determine the length of time between beacon signals received by a wireless station. Some embodiments of a wireless station may be in sleep mode for a portion of time between received beacon signals. To determine how long a wireless station may be in sleep mode, some embodiments of a wireless station increment a counter using a crystal oscillator (or other clock device), e.g., crystal oscillator 118 of FIG. 1 .
- the wireless station exits sleep mode and configures the receiver to receive a beacon signal for some embodiments.
- An iterative process may be performed to adjust the estimated wake-up time count. Some embodiments of the iterative process include comparing a prior estimated time of the beacon signal interval with an actual time of the beacon signal interval to generate an estimated time adjustment; and updating the estimated time of the beacon signaling interval using the estimated time adjustment. For example, the estimated time may be calculated using Eqs. 4 and 5:
- FIG. 6C is a message structure diagram for a TIM information element 670 according to some embodiments.
- the TIM information element (shown as TIM 642 in condensed form in FIG. 6B and expanded form in FIG. 6C ) may be sent with every beacon signal.
- Each of the fields shown in FIG. 6C is one byte, except the partial virtual bitmap 682 , which may be 1 to 251 bytes.
- the element ID field 672 is equal to 5.
- the length field 674 indicates the number of bytes in the TIM information element.
- the DTIM count field 676 is a countdown counter value that indicates the count until a DTIM beacon is scheduled to be sent.
- the DTIM count field 676 is decremented with each successive beacon signal transmitted by the access point. If the DTIM count field 676 is zero, the beacon signal is a DTIM beacon signal and a broadcast (multicast) packet may be scheduled to be transmitted by the access point following the beacon message.
- FIG. 6D will be used to discuss whether broadcast data is available for the wireless station.
- the DTIM period field 676 indicates the quantity of beacon signals to be transmitted by an access point for each DTIM interval of time.
- the partial virtual bitmap field 682 is a variable length bit mask array indicating the presence of buffered frames (such as unicast messages) available from the access point. For example, if the access point has a unicast message for a wireless station, the access point may indicate the presence of the unicast message by setting to 1 the bit within the bit mask corresponding to the wireless station. In some embodiments, this bit within the bit mask may be described as a TIM value. To reduce the size of the partial virtual bitmap field 682 , a bitmap control field 680 is used to indicate which portion of the full traffic indication map (251 bytes) is sent via the partial virtual bitmap field 682 .
- a wireless station may analyze the TIM vector, the partial virtual bitmap 682 , to determine if the access point has unicast data for the wireless station. If the access point does not have unicast data (corresponding to a TIM value of 0), the receiver and transmitter may be powered down to enter sleep mode and wait until the next DTIM beacon. Some embodiments power down and wait for the next TIM beacon.
- FIG. 6D is a message structure diagram for a bitmap control byte within a TIM information element according to some embodiments.
- FIG. 6D indicates the structure 690 of the bits within the bitmap control byte 680 of a TIM information element.
- bit 0 (least significant bit) indicates the availability of broadcast data buffered at an access point for the wireless station. If bit 0 ( 692 ) is equal to 1, broadcast data is available at an access point (AP). If bit 0 ( 692 ) is equal to 0, no broadcast data is buffered at the AP.
- Bits 1 to 7 ( 694 ) represent an offset to the start of the portion of the full traffic indication map sent via the partial virtual bitmap field 682 . Combining the bitmap offset 694 with the TIM information element's length field 674 , a wireless station may be able to determine which portion of the full traffic indication map is sent.
- a wireless station may process any broadcast message transmitted by the access point.
- the MAC coprocessor may determine if bit 0 ( 692 ) of the bitmap control byte 680 is set to one. If bit 0 ( 692 ) is a one, the access point has broadcast data to send. This bit may be described as a broadcast D value in some portions of this application.
- the receiver and transmitter may be shutdown even if bit 0 ( 692 ) of the bitmap control byte 680 is a one and the partial virtual bitmap 682 (TIM value) is zero.
- the receiver and transmitter may stay powered up if bit 0 ( 692 ) of the bitmap control byte 680 is a one and the partial virtual bitmap 682 (TIM value) is zero so that the coprocessor may process the broadcast message that follows the beacon message.
- Table 1 shows different scenarios of the TIM value (partial virtual bitmap 682 ) and the broadcast D value (bit 0 ( 692 ) of bitmap control 680 ).
- the system is shutdown if the wireless station is configured to ignore the broadcast message. 1 (unicast data is 0 or 1 The receiver stays powered up so that the coprocessor may waiting for the process the unicast message if the wireless station is configured to wireless station) process the broadcast message. The wireless station wakes up the transmitter and transmits an “AWAKE” message and listens for a response from the access point. After finishing processing the unicast and/or broadcast message(s), the system enters sleep mode until a threshold period of time prior to the next DTIM beacon message if configured to not skip DTIM beacons.
- the MAC coprocessor may be shut off upon detecting a traffic indication signal value indicating no data traffic for the wireless station.
- Detection of a traffic indication signal value indicating no data traffic for the wireless station may be performed in one of multiple ways for some embodiments, such as: (i) detecting a TIM value indicating no unicast traffic for the wireless station, (ii) detecting a TIM value indicating no unicast traffic for the wireless station in combination with a broadcast D value indicating no broadcast traffic, or (iii) detecting a TIM value indicating no unicast traffic for the wireless station in combination with a broadcast D value indicating the presence of broadcast traffic in combination with a broadcast ignore condition.
- a broadcast ignore condition may occur if the wireless station is a device with a low amount of functionality, and the wireless station is configured to ignore a certain percentage of broadcast messages.
- the wireless station may be configured to alternate between ignoring and processing broadcast messages.
- the traffic indication map or the partial virtual bitmap 682 may be used to determine the TIM value to indicate no unicast traffic for the wireless station.
- the traffic indication map is the full unicast data bitmap, and the partial virtual bitmap 682 is a portion of the traffic indication map.
- the TIM value is the bit within the traffic indication map corresponding to the wireless station.
- a broadcast ignore condition may indicate that a wireless station will not process (e.g., is configured to ignore) one or more broadcast messages.
- a broadcast ignore condition may occur, for some embodiments, if the wireless station is fully configured, has limited functionality, and is able to ignore conditions related to other portions of the SSID network unrelated to the wireless station.
- Some embodiments of a wireless station may limit a broadcast ignore condition such that the wireless station processes a broadcast message every threshold number of broadcast messages. For example, the broadcast ignore condition may have a threshold of 10 broadcast messages so that at least every tenth broadcast message is processed.
- the wireless station upon detecting a traffic indication signal value indicating no data traffic for the wireless station, the wireless station may responsively turn off the receiver (which may be a polar receiver).
- Detecting a traffic indication signal value indicating no data traffic for the wireless station may be performed by demodulating a beacon signal and detecting a data indicator field that indicates no data traffic for the wireless station.
- a data indicator field may be a TIM value, a broadcast D value, a traffic indication map, or a partial virtual bitmap 682 .
- FIG. 7 is a graph 700 of current vs. time for a wireless station receiver receiving a beacon message according to some embodiments.
- the graph is not generally drawn to scale and is intended for purposes of explanation.
- the left portion 716 of FIG. 7 left of the spike 714 in current indicates a low-level current (for example, 12 ⁇ A), during, e.g., a sleep mode of the device.
- the low level current, indicated as I 3 712 may be used to power a crystal oscillator or other time keeping device.
- a beacon signaling interval may be determined using the beacon interval value shown in FIG. 6B .
- the beacon interval value may be multiplied by 1.024 ms to calculate a time value for the beacon signal interval.
- Some embodiments may use units of TU for the beacon signal interval.
- the receiver current may have a spike 714 upon exiting sleep mode prior to receiving a beacon signal 706 .
- the spike 714 may correspond to powering on the receiver prior to receiving a beacon message.
- the spike 714 may be due to charging up of capacitors within the power supply of the receiver.
- the increase in current 718 just prior to receipt of a beacon message corresponds to the start of adjustment of the AGC value using the beacon synchronization pattern.
- the receiver's current may increase rapidly and plateau at a current indicated by I 1 708 .
- the current may stay at a high level until the beacon detection signal is identified, either as an AGC convergence event or synchronization pattern identification event.
- the envelope off point 702 may occur with the generation of a beacon detection signal.
- a beacon detection signal may be generated upon matching the synchronization pattern with a Barker code or sequence of Barker codes. In some embodiments, a beacon detection signal may be generated upon detecting an increase in received signal power exceeding a threshold (indicated by, e.g., a 33 dB AGC adjustment) followed by a settling of an AGC value.
- the amplitude path (e.g., 266 of FIG. 2 ) may be turned off and a fixed value may be used for the amplitude value for some embodiments. With the amplitude path turned off at the envelope off point 702 , the receiver's current may decrease to the current level indicated by I 2 710 .
- the receiver may determine that no broadcast and/or unicast message is available for the wireless station, and the wireless station may, e.g., enter a sleep mode, and, e.g., may turn off the receiver, decreasing the current to a low level used to maintain, e.g., operation of the crystal oscillator or other timing reference.
- the transmitter of the wireless station may be turned off as well, since there may be no need to for the wireless station to send messages if, e.g., no data traffic is expected or available, per the TIM information element portion.
- a bias current of a low-noise amplifier may be set to a low level value at the TIM/IE point 704 in time.
- Some embodiments may set a bias current of a symbol demodulation crystal oscillator to a low level value for processing a beacon message.
- the bias current to a symbol demodulation crystal oscillator (such as the symbol demodulation crystal oscillator 124 of FIG. 1 ) may be increased to enable more accurate demodulation of symbols in broadcast and/or unicast messages.
- Some embodiments of a wireless station's beacon signal reception process may include: enabling, at the estimated time of the beacon signaling interval, a symbol demodulation crystal oscillator with a bias current; generating, by the symbol demodulation crystal oscillator, a timing reference for the polar receiver to process the beacon signal; and upon detecting a traffic indication signal value indicating a presence of data traffic for the wireless station, increasing the bias current to the symbol demodulation crystal oscillator.
- Some embodiments may set a bias current of a low noise amplifier (LNA) to a low level value for processing a beacon message.
- the bias current to the LNA may be increased to provide a higher signal to noise ratio to provide for more accurate demodulation of symbols in broadcast and/or unicast messages.
- the beacon signal reception process may include: enabling with a bias current, at the estimated time of the beacon signaling interval, a wideband gain stage of a low noise amplifier (LNA); amplifying, by the LNA, the received beacon signal; and upon detecting the traffic indication signal value indicating the presence of traffic data for the wireless station, increasing the bias current to the LNA.
- the increase in the bias current to the symbol demodulation crystal oscillator or the LNA may not be immediate but may occur prior to reception and subsequent demodulation of unicast frames for some embodiments.
- FIG. 8 is a graph 800 of power vs. time for a beacon message according to some embodiments.
- the graph is not generally drawn to scale and is intended for purposes of explanation and not limitation.
- the left portion 806 of the graph 800 left of the envelope AGC interval 802 indicates that the receiver is adjusting an AGC setting at the beginning of the reception of the beacon.
- the envelope AGC interval 802 indicates for some embodiments the time period over which the AGC value may be adjusted.
- the envelope AGC interval 802 may start with the reception of a beacon synchronization pattern prior to a beacon signal.
- the envelope AGC interval 802 may end 804 with the beacon identification signal.
- a crystal oscillator indicates a threshold period of time prior to an estimated point in time for reception of a beacon signal.
- the receiver may be powered up at this point in time as the receiver prepares to receive a beacon signal.
- An AGC value may be adjusted to increase the gain for the low noise amplifier (LNA).
- An increase in received signal power exceeding a threshold (e.g., greater than 33 dB) may be detected, such as by large adjustments in AGC settings.
- a threshold e.g., greater than 33 dB
- the AGC envelope may end with the detection of the settling of the AGC value, or by a Barker sequence detection, and the amplitude path may be turned off.
- the wireless station may determine that a fixed value may be used for the amplitude of a beacon signal instead of the actual received amplitude.
- an AGC circuit may detect saturation and a change in gain that exceeds a threshold (such as an increase in gain by more than 33 dB). The AGC circuit may trigger an event circuit to send an event indication to the MAC coprocessor to turn off the amplitude path.
- Some embodiments of a baseband circuit may detect a barker code that matches the beacon synchronization pattern, and the baseband circuit may trigger the event circuit to send an event indication to the MAC coprocessor to turn off the amplitude path.
- the amplitude path is effectively turned off by reducing or shutting off the bias current to one or more signal processing circuit elements in the amplitude signal processing path.
- the receiver RF circuit and baseband circuit is controlled by a co-processor.
- the co-processor will receive events from the baseband circuit and/or event circuits.
- the co-processor keeps track of the length of the packet and restarts the baseband circuit when needed. Restarting will happen after receiving a beacon frame or falsely detecting a beacon frame.
- the co-processor is able to use the RF and baseband circuits to process the received beacon on a symbol-by symbol basis, and thus is able to rapidly determine TIM bits and traffic indication signal values.
- the receiver architecture utilizing a MAC co-processor provides the ability to rapidly power down the receiver prior to complete demodulation of the beacon frame.
- FIG. 9 is a system interface diagram showing an access point and wireless stations according to some embodiments.
- a Wi-Fi network 900 may include an access point 902 that communicates with one or more wireless stations 904 , 906 , 908 , 910 , 912 . Such communications are shown as wireless RF signals 914 , 916 , 918 , 920 , 922 between the access point 902 and the wireless stations 904 , 906 , 908 , 910 , 912 .
- Wireless stations may include, for example, smart phones and laptops, which are both depicted, as well as other electronic devices, such as desktops, tablets, watches, printers, servers, switches, routers, speakers, displays, appliances, televisions, radios, and remote controls, among other Wi-Fi capable devices.
- a includes . . . a”, “contains . . . a” does not, without more constraints, preclude the existence of additional identical elements in the process, method, article, or apparatus that comprises, has, includes, contains the element.
- the terms “a” and “an” are defined as one or more unless explicitly stated otherwise herein.
- the terms “substantially”, “essentially”, “approximately”, “about”, or any other version thereof, are defined as being close to as understood by one of ordinary skill in the art, and in one non-limiting embodiment the term is defined to be within 10%, in another embodiment within 5%, in another embodiment within 1% and in another embodiment within 0.5%.
- the term “coupled” as used herein is defined as connected, although not necessarily directly and not necessarily mechanically.
- a device or structure that is “configured” in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
- some embodiments may comprise one or more generic or specialized processors (or “processing devices”) such as microprocessors, digital signal processors, customized processors and field programmable gate arrays (FPGAs) and unique stored program instructions (including both software and firmware) that control the one or more processors to implement, in conjunction with certain non-processor circuits, some, most, or all of the functions of the method and/or apparatus described herein.
- processors or “processing devices”
- processors such as microprocessors, digital signal processors, customized processors and field programmable gate arrays (FPGAs) and unique stored program instructions (including both software and firmware) that control the one or more processors to implement, in conjunction with certain non-processor circuits, some, most, or all of the functions of the method and/or apparatus described herein.
- FPGAs field programmable gate arrays
- unique stored program instructions including both software and firmware
- some embodiments of the present disclosure may combine one or more processing devices with one or more software components (e.g., program code, firmware, resident software, micro-code, etc.) stored in a tangible computer-readable memory device, which in combination form a specifically configured apparatus that performs the functions as described herein.
- software components e.g., program code, firmware, resident software, micro-code, etc.
- modules may be written in any computer language and may be a portion of a monolithic code base, or may be developed in more discrete code portions such as is typical in object-oriented computer languages.
- the modules may be distributed across a plurality of computer platforms, servers, terminals, and the like. A given module may even be implemented such that separate processor devices and/or computing hardware platforms perform the described functions.
- an embodiment may be implemented as a computer-readable storage medium having computer readable code stored thereon for programming a computer (e.g., comprising a processor) to perform a method as described and claimed herein.
- Examples of such computer-readable storage media include, but are not limited to, a hard disk, a CD-ROM, an optical storage device, a magnetic storage device, a ROM (Read Only Memory), a PROM (Programmable Read Only Memory), an EPROM (Erasable Programmable Read Only Memory), an EEPROM (Electrically Erasable Programmable Read Only Memory) and a Flash memory.
Abstract
Description
- Some WiFi receivers consume significant amounts of power. Such wireless devices may process all traffic received by the wireless device.
- The accompanying figures, where like reference numerals refer to identical or functionally similar elements throughout the separate views, together with the detailed description below, are incorporated in and form part of the specification, and serve to further illustrate embodiments of concepts that include the claimed invention, and explain various principles and advantages of those embodiments.
-
FIG. 1 is a functional block diagram of gain and event processing components for a wireless reception and power control system according to some embodiments. -
FIG. 2 is a functional block diagram of a configurable multi-mode receiver according to some embodiments. -
FIG. 3 is a flowchart for turning off amplitude and phase paths of a receiver upon detecting conditions of a beacon message according to some embodiments. -
FIG. 4 is a flowchart for turning off the phase path of a receiver upon detecting conditions of a beacon message according to some embodiments. -
FIG. 5 is a timing diagram for TIM and DTIM beacon messages according to some embodiments. -
FIG. 6A is message structure diagram for a beacon message according to some embodiments. -
FIG. 6B is a message structure diagram for frame body fields according to some embodiments. -
FIG. 6C is a message structure diagram for a TIM information element according to some embodiments. -
FIG. 6D is a message structure diagram for a bitmap control byte within a TIM information element according to some embodiments. -
FIG. 7 is a graph of current vs. time for a wireless station receiver receiving a beacon message according to some embodiments. -
FIG. 8 is a graph of power vs. time for a beacon message according to some embodiments. -
FIG. 9 is a system interface diagram showing an access point and wireless stations according to some embodiments. - Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.
- The apparatus and method components have been represented where appropriate by conventional symbols in the drawings, showing only those specific details that are pertinent to understanding the embodiments of the present invention so as not to obscure the disclosure with details that will be readily apparent to those of ordinary skill in the art having the benefit of the description herein.
- The entities, connections, arrangements, and the like that are depicted in—and described in connection with—the various figures are presented by way of example and not by way of limitation. As such, any and all statements or other indications as to what a particular figure “depicts,” what a particular element or entity in a particular figure “is” or “has,” and any and all similar statements—that may in isolation and out of context be read as absolute and therefore limiting—may only properly be read as being constructively preceded by a clause such as “In at least one embodiment, . . . ” For brevity and clarity of presentation, this implied leading clause is not repeated ad nauseum in the detailed description of the drawings.
- This application is related to U.S. patent application Ser. No. 15/655,676, filed Jul. 20, 2017 and entitled “Polar Receiver System and Method for Bluetooth Communications,” now U.S. Pat. No. 10,122,397, the entirety of which is hereby incorporated by reference, and which claims the benefit of U.S. Provisional Patent Application No. 62/477,999, filed Mar. 28, 2017, the entirety of which is hereby incorporated by reference.
-
FIG. 1 is a functional block diagram of gain and event processing components for a wireless reception andpower control system 100 according to some embodiments. For some embodiments, a Wi-Fi beacon signal may be received byantenna 102. A beacon signal, e.g., a modulated beacon signal such as a bi phase-shift keying (BPSK) or quadrature phase-shift keying (QPSK) signal, may be processed by anRF circuit 104. In some embodiments, theRF circuit 104 may include a receiver, e.g., a polar receiver. TheRF circuit 104 implemented as, e.g., a polar receiver, may have an amplitude processing path and a phase processing path. An example configuration of an RF circuit implemented as a polar receiver may be theconfigurable receiver 200 shown inFIG. 2 . In some embodiments, theRF circuit 104, when implemented as a receiver, may provide digital output signals to abaseband circuit 106. Thebaseband circuit 106 may be configured to receive, e.g., I and Q (rectangular format) symbols for some embodiments. In some embodiments, thebaseband circuit 106 may be configured to receive, e.g., amplitude and phase (polar format) signals. - In some embodiments,
AGC circuit 108 may be configured to regulate a gain of theRF circuit 104. In some embodiments, theRF circuit 104 may include one or more low-noise amplifier (LNA) stages. In some embodiments, theAGC circuit 108 may be configured to regulate a gain of, e.g., the low-noise amplifier (LNA) to account for differences in signal strength of received beacon RF signals. In some embodiments, theAGC circuit 108 may converge an AGC value in an iterative manner after detecting a large signal power jump (such as detecting a signal level or signal power that exceeds a threshold), where the signal power jump requires a corresponding decrease in LNA gain. Gain related events, such as a detected large signal change and corresponding gain change by theAGC circuit 108, may be indicated to a coprocessor (COP) 110, e.g., a MAC coprocessor, using an event signal (e.g., “GAIN”) provided to theCOP 110, directly, or, e.g., by way of anevents circuit 112. In some embodiments, theevents circuit 112 may be used in conjunction with, e.g., gain values received from theAGC circuit 108 to generate a gain related event signal (such as a large gain change event signal, or AGC gain convergence subsequent to a large gain change) sent to theMAC coprocessor 110. Some embodiments use an AGC hardware accelerator to detect large signal level/power changes and to send event messages to theMAC coprocessor 110. For some embodiments, an AGC accelerator circuit calculates power, as shown in Eq. 1, using, e.g., I and Q values outputted from the RF circuit 104 (see, e.g., thereceiver 200 ofFIG. 2 ), according to the following relationship: -
Power=I 2 +Q 2 Eq. 1 - Some embodiments calculate power, as shown in Eq. 2, using amplitude values from, e.g., an amplitude path, such as amplitude values outputted by RF circuit 104 (see, e.g., example
amplitude detection circuit 266 from exampleconfigurable receiver 200 shown inFIG. 2 ): -
Power=(Amplitude)2 Eq. 2 - In some embodiments, the gain of the LNA stage(s) of the
RF circuit 104 is adjusted until the power (which may be calculated as shown in Eq. 1 or Eq. 2 for some embodiments), or a low-pass filtered version of the power, is between two thresholds. For example, a low-pass filtered version of the power may be calculated. A large jump in receive signal power may be caused by the reception of a new beacon frame, which begins with a synchronization pattern. For some embodiments, the AGC value is adjusted based on received signal power. The AGC value may be adjusted until the output power level of the LNA does not exceed a threshold or is between two thresholds. Alternatively, the AGC may adjust the gain of the LNA based on sample values from the ADC 260 such that the conversion range of the ADC 260 is not exceeded. In some embodiments, detection of the synchronization pattern (which may cause a beacon detection signal to be generated) may be used to directly adjust receiver processing paths within theRF circuit 104, e.g., with direct control from the COP 110 (via a feedback path shown inFIG. 1 ) based on analysis of, e.g., digital signals from thebaseband circuit 106. Upon occurrence of one or more events (e.g., reported to theCOP 110 directly or by the events circuit 112), such as generation of a beacon detection signal (which may occur upon AGC convergence or detection of the synchronization pattern), some embodiments turn off an amplitude path of theRF circuit 104 and may replace the amplitude path result with a fixed amplitude value (such as a “1”) for demodulating and processing symbols. In some embodiments, a beacon detecting signal may be an automatic gain control adjustment signal or a beacon preamble symbol sequence detection signal (e.g., based on a known or expected synchronization pattern in a beacon preamble). - The polar receiver generates amplitude and phase values associated with a received beacon signal. In some modes, for part of a beacon message, receive amplitude values may be replaced by fixed values (e.g., a “1”, when an amplitude processing path is turned off), and phase values may be processed by the CORDIC to generate I and Q values used to further demodulate the received signal to recover beacon message data values. The
baseband circuit 106 for some embodiments may include, e.g., circuits for correlation and detection of Barker sequences, Fast-Fourier Transform (FFT), interleaving, and Viterbi decoding algorithms. Some embodiments use a coprocessor to control operation of the correlation, Fast-Fourier Transform (FFT), interleaving, and Viterbi decoding circuits and algorithms. In some embodiments, control signals and/or power values are received by theAGC circuit 108. These control signals and/or power values are used to adjust the AGC value and resistive feedback and thereby the gain of the RF circuit 104 (e.g., one or more LNA stages in the circuit 104). TheAGC circuit 108 outputs to the RF circuit 104 a control signal to control the gain of the LNA. TheAGC circuit 108 outputs to the events circuit 112 a gain signal to indicate the gain value. In some embodiments, theevents circuit 112 may receive events such as (and may combine events such as) the gain value with data values received from the baseband circuit, to, e.g., determine the occurrence of events associated with receiving a beacon message. Thecoprocessor 110 may be used in conjunction with theevents circuit 112 to determine the timing of events for some embodiments. In some embodiments, thecoprocessor 110 may provide, directly or indirectly, control signals and/or power values to affect power management of theRF circuit 104. In some embodiments, thecoprocessor 110 may provide control signals to any of, e.g., thepower supply 120, theRF circuit 104, thetransmitter 122, and theAGC circuit 108, and so on. In some embodiments, thecoprocessor 110 stores beacon message data values and event timing data inRAM 114, 116 (which may be internal or external to thecoprocessor 110 for some embodiments). Thecoprocessor 110 has access to an external RAM bus for storage of data. - In some embodiments, further AGC adjustment may be inhibited after shutting off the amplitude processing circuit. For some embodiments,
MAC coprocessor 110, for some embodiments, is used to sequentially process demodulated symbols in real-time. In some embodiments, a polar receiver may be configured to set a gain control value (e.g., an AGC value) to a fixed value and turn off the amplitude processing circuit. The amplitude processing circuit may be turned off based on one of the scenarios mentioned above. In some embodiments, the amplitude path may be turned off and a fixed value provided without using, e.g., gain control provided by theAGC circuit 108. Additional symbols (such as symbols received after turning off the amplitude processing circuit) may be sequentially demodulated using received phase values in combination with a fixed amplitude value. - As described further herein, the
system 100 may include (or may communicate with) a timing control circuit such as acrystal oscillator 118 or an RC timing circuit. In some embodiments, thecrystal oscillator 118 may continue to operate during a sleep mode of the wireless station, and may keep precise timing over extended time periods, e.g., during a sleep mode. A symboldemodulation crystal oscillator 124 is used to generate clock signals for demodulation. The bias current to the symboldemodulation crystal oscillator 124 may be increased for high resolution symbol demodulation. In some embodiments, thecrystal oscillator 118, via acoprocessor 110, may communicate with apower supply 120 to power the system 100 (including RF circuit 104) back on. In some embodiments, a counter within the power supply may be programmed by the coprocessor, or the coprocessor may monitor the time/clock generated by the crystal, and responsively enable the power supply circuits to initiate the wake-up process. In some embodiments, during a sleep mode, in addition to thesystem 100 being turned off (which includes turning off the symboldemodulation crystal oscillator 124 ofFIG. 1 ), a transmitter block (e.g., transmitter 122) may be turned off as well, and thecrystal oscillator 118 may indirectly via acoprocessor 110, for example, turn thetransmitter 122 back on. For simplicity, power supply lines are shown coming from thepower supply 120 to, e.g., theRF circuit 104 and thecoprocessor 110 and thetransmitter 122, but generally thepower supply 120 may power any number of circuits in thesystem 100. In some embodiments, thecoprocessor 110 may communicate directly with thepower supply 120 to control or adjust all or some of the power supplied by thepower supply 120 to other circuits in thesystem 100. In some embodiments, thecoprocessor 110 may include a power management unit (PMU). In some embodiments, the PMU may be located external to thecoprocessor 110. - In some embodiments, the
power supply 120 may include, or may interface with, low-drop out (LDO) voltage regulator circuits that may provide on-chip power management, which may be used to turn off specific circuits during a low power mode of operation. In some embodiments, a bias current control circuit may be used to cause selected circuits to shut off. -
FIG. 2 is a functional block diagram of a configurablemulti-mode receiver 200 according to some embodiments. In some embodiments, a configurable multi-mode receiver system and method for modulated signal communications is presented. In some embodiments, Wi-Fi communications using, e.g., constant envelope magnitude information and polar to rectangular (IQ) conversion and baseband low pass filtering are presented. It will be understood that examples presented in accordance with some embodiments may relate to Wi-Fi communications as well as, e.g., other communication specifications, e.g., low energy communication specifications. Some examples of a configurable receivers having, e.g., a low energy mode are described in U.S. Pat. No. 10,122,397, entitled “Polar Receiver System and Method for Bluetooth Communications”, issued Nov. 6, 2018, which claims priority to a provisional application No. 62/477,999, filed Mar. 28, 2017, both of which are hereby incorporated by reference herein in their entirety. - In accordance with some embodiments,
FIG. 2 shows an example configurablemulti-mode receiver 200 receives an incoming radio-frequency (RF) signal through an input node (not shown), such as an antenna. In some embodiments, the incoming radio-frequency signal, which may be implemented as a modulated carrier signal, has a frequency in the range of 2412 MHz-2484 MHz, although, as appreciated by one of skill in the art, the use of theconfigurable receiver 200 is not limited to that frequency range. The incoming radio-frequency signal may be filtered by a bandpass filter (not shown) and amplified by a low-noise amplifier (LNA) 205 (e.g., one or more LNA stages 205). Theconfigurable receiver 200 operates to receive and decode frequency modulated or phase-modulated radio-frequency signals, such as signals modulated using phase shift keying (PSK) or quadrature amplitude modulation (QAM). As the term is used in the present disclosure, phase-modulated signals include signals that are modulated in phase (e.g., binary phase-shift keying (BPSK), quadrature phase-shift keying (QPSK), 8-PSK, or 16-PSK) as well as signals that are modulated in both phase and amplitude (e.g., 16-QAM, 64-QAM, or 256-QAM). Frequency modulated signals include, among others, frequency shift keying (FSK) signals such as binary frequency-shift keying (BFSK) signals, multiple frequency-shift keying (MFSK) signals, and minimum-shift keying (MSK) signals. - In some embodiments, BPSK or QPSK modulated signals transmitted as beacons (from, e.g., an access point) are received and processed by the example configurable
multi-mode receiver 200. It will be understood that BPSK and QPSK modulated signals are merely one example of received signals. While some of the embodiments described herein refer to the demodulation of phase-modulated signals (such as, e.g., QPSK), some embodiments also may be used to demodulate frequency-modulated (FM) signals, based on the mathematical relationship between changes in frequency and changes in phase. - The
configurable receiver 200 may be provided withfrequency division circuitry 210. The frequency division circuitry has an input for receiving the modulated radio-frequency input signal from the low-noise amplifier 205 and a frequency-divided output for providing a frequency-divided output signal to a trigger input of a time-to-digital converter (TDC) 220. The frequency division circuitry operates to divide the frequency of the input signal by a frequency divisor. In some embodiments, the frequency division circuitry may be implemented using a harmonic injection-locked oscillator, a digital frequency divider, or a combination thereof, among other possibilities. In one embodiment, thefrequency division circuitry 210 may comprise an injection-lockedoscillator 212, anamplitude limiter 214, and a frequency divider 216 (having a divisor such as 4, 8, 16, etc.). - A time-to-
digital converter 220 may operate to measure a characteristic time of the frequency-divided signal, such as the period of the frequency-divided signal. The time-to-digital converter 220 may operate to measure the period of the frequency-divided signal by measuring an elapsed time between successive corresponding features of the frequency-divided signal. For example, the time-to-digital converter may measure the period of the frequency-divided signal by measuring a time between successive rising edges of the frequency-divided signal or the time between successive falling edges of the frequency-divided signal. In alternative embodiments, the time-to-digital converter may measure a characteristic time other than a complete period, such as an elapsed time between a rising edge and a falling edge of the frequency-divided signal. In a further embodiment, the TDC may measure features (i.e., rising edges, or falling edges) of the modulated signal with respect to an internal reference clock. In this manner, the phase measurement of the received signal may be made with respect to the internal timing signal. Frequency offsets between the received modulated signal (after frequency division, when present) may be accounted for by repeatedly removing a time increment equal to predetermined difference in period between the internal reference and the received modulated signal. - In some embodiments, the time-to-
digital converter 220 operates without the use of an external trigger such as a clock signal. That is, the time-to-digital converter 220 measures the time between two features (e.g., two rising edges) of the frequency-divided signal rather than the time between an external trigger signal and a rising edge of the frequency-divided signal. Because the start and end of the time period measured by the time-to-digital converter 220 are both triggered by the frequency-divided signal, rather than an external clock signal, the time-to-digital converter 220, is referred to herein as a self-triggered time-to-digital converter. In some embodiments, the time-to-digital converter 220 may be implemented by comparing, e.g., the frequency-divided signal with an external clock signal, such that the time-to-digital converter 220 may be triggered externally. - In the example of
FIG. 2 , the self-triggered time-to-digital converter 220 may provide a digital time output that represents the period of the frequency-divided output signal. The digital time output may be provided to adigital subtractor 225. Thedigital subtractor 225 operates to subtract a period offset value T from the digital time output, thereby generating an offset digital time output signal. The period offset value may be a constant value corresponding to an expected period of the frequency-divided signal in an unmodulated state, which may be expressed in native units used by the time-to-digital converter. For example, where the frequency of the frequency-divided signal is expressed by fd, the period offset value T may be expressed by: -
- where LSB is the amount of time represented by the least significant bit of the time-to-digital converter. The offset digital time output is thus at or near zero when no shift is occurring in the phase of the frequency-divided signal.
- To generate a phase shift, a momentary frequency shift does occur in the modulated radio-frequency signal. This results in a temporary change in the period of the modulated radio-frequency signal, which in turn causes a temporary change in the period of the frequency-divided signal. This temporary change in the period of the frequency-divided signal is measured as a temporary change in the digital time output (and in the offset digital time output). In some embodiments, the offset digital time output is at or near zero during periods when the phase of the modulated radio-frequency signal remains steady, while a shift in the phase of the modulated radio-frequency signal results in the offset digital time output signal briefly taking on a positive or negative value, depending on the direction of the phase shift.
- The offset digital time output signal is provided to a digital integrator 230, which may be implemented in
configurable receiver 200 using adigital adder 232 and aregister 234. In other embodiments, alternative implementations of the digital integrator may be used. The digital integrator generates an integrated time signal. Theregister 234 may be clocked using the frequency-divided signal, resulting in one addition per cycle of the frequency-divided signal. In embodiments in which the offset digital time output signal represents a change in the phase of the modulated radio-frequency signal, the integrated time signal provides a value that represents the current phase of the modulated radio-frequency signal. - In
configurable receiver 200, the integrated time signal may be resampled using aregister 235, which may be clocked by a clock source (not shown). In some embodiments, theregister 235 operates to sample the integrated time signal at 160 Msps, although other sampling rates may alternatively be used. In some embodiments, the phase signal generation is synchronous with the receiver clock, and no resampling is used. - In some embodiments, the beacon transmission is rapidly detected by a beacon identification signal generated in response to certain events, such as (i) the identification of Barker sequences by a Barker sequence correlator, or (ii) by a large AGC adjustment followed by AGC gain convergence. In such scenarios, the continuing BPSK beacon signal may be processed by freezing the AGC adjustment, and setting the amplitude value provided to (or processed by) the CORDIC to a constant value (e.g., an amplitude of “1”).
- In particular, in some embodiments,
configurable receiver 200 may further comprise an amplitude path. Elements of the amplitude path includeamplitude detection circuit 266 havingmixer 245,low pass filter 250, analog-to-digital circuit 260 andalignment logic 265. In one embodiment,amplitude detection circuit 266 may be implemented as an envelope detector, operating to provide a signal representing the amplitude of the modulated radio-frequency signal. The envelope detector may operate using various techniques such as, for example, signal rectification followed by low-pass filtering. In one embodiment, the amplitude path may includemixer 245 andlow pass filter 250. In one embodiment,mixer 245 receives the output ofLNA 205 and the output ofXOR 246, which is coupled tooscillator 212 and generates a frequency, such as a carrier frequency. The signal representing the amplitude of the modulated radio-frequency signal may be converted to a digital form with an analog-to-digital converter (ADC) 260. In some embodiments,ADC 260 samples the amplitude of the modulated radio-frequency signal at 160 Msps. - In some embodiments, an
alignment logic 265 may be provided to provide temporal alignment between the amplitude signal fromADC 260 and the phase signal fromregister 235, accommodating different processing delays in the generation of the amplitude signal versus the phase signal. - In one embodiment, the aligned amplitude and phase signals may be provided to coordinate rotation digital computer (CORDIC)
logic circuit 270. TheCORDIC logic 270 is operative to identify in-phase (I) and quadrature (Q) components corresponding to a phase-modulated radio-frequency input signal. In some embodiments, the identified I and Q components may be processed and/or analyzed to demodulate the received signal, as known to those of skill in the art. - In some embodiments, the
configurable receiver 200 may operate on a constant envelope modulated signal, such as a BPSK-modulated beacon signal. In such cases, theconfigurable receiver 200 may operate in a reduced power mode. In such a reduced power mode, the amplitude path of the signal may be selectively disabled, and rather than a received and processed amplitude signal, a constant amplitude value (such as a constant amplitude of 1) may be input to theCORDIC logic 270 to process the phase signal. For example, in one embodiment,configurable receiver 200 includesmode control circuit 290 at least coupled to the input ofCORDIC 270 and, in one embodiment, coupled to the input ofconfigurable receiver 200, such as at the input or output ofLNA 205 to control the mode of operation forconfigurable receiver 200. Abeacon detection signal 295 may be generated if (i) the AGC settles following a large jump, or (ii) a beacon synchronization pattern is detected. If abeacon detection signal 295 is generated, a low power mode may be implemented by turning off theamplitude path 290 and injecting, for example, a constant “1” to amultiplexer 297 and selecting the constant “1” to be outputted toCORDIC 270 as representative of the amplitude signal. If nobeacon detection signal 295 is detected, the amplitude signal provided toCORDIC 270 may default to the amplitude signal generated by theamplitude detection circuit 266. For some embodiments, thebeacon detection signal 295 may be generated by a MAC coprocessor, such as theMAC coprocessor 110 shown inFIG. 1 . - The CORDIC converts the polar signals to I and Q signals, which are output to the
baseband circuit 296. Of course, it will be understood that variations on the specific example configurablemulti-mode receiver 200 illustrated inFIG. 2 may also be implemented. For example, instead of being connected between the digital integrator and the digital subtractor, thedigital divider 216 may be positioned after the time-to-digital converter 220 in some embodiments, reflecting the distributive property of multiplication. -
FIG. 3 is aflowchart 300 for turning off amplitude and phase paths of a receiver upon detecting conditions of a beacon message according to some embodiments. A wireless station may perform, for some embodiments, a process that includes: enabling 302, at an estimated time of a beacon signaling interval, an amplitude processing circuit, a phase processing circuit, and a medium access control (MAC) coprocessor of a polar receiver of a wireless station; demodulating 304 symbols of a received beacon signal by processing amplitude values from the amplitude processing circuit and phase values from the phase processing circuit; responsive to detecting a beacon detection signal, turning off 306 the amplitude processing circuit; sequentially demodulating 308 additional symbols of the received beacon signal by processing the phase values in combination with a fixed amplitude value; processing 310 the sequentially demodulated additional symbols using the MAC coprocessor; detecting 312 a traffic indication signal value in a data payload portion of the received beacon signal; and turning off 314 the phase processing circuit upon detecting a traffic indication signal value indicating no data traffic for the wireless station. - For some embodiments, a wireless station operations may include: enabling, at an estimated time of a beacon signaling interval, an amplitude processing circuit and a phase processing circuit of a polar receiver of wireless station; sequentially demodulating symbols of the received beacon signal using at least the phase processing circuit to detect a traffic indication signal value in a data payload portion of the received beacon signal; and shutting off the phase processing circuit upon detecting a traffic indication signal value indicating no data traffic for the wireless station. The wireless station's operations, in some embodiments, may further include: demodulating symbols of the received beacon signal with the polar receiver; and responsive to detecting a beacon preamble symbol sequence, shutting off the amplitude processing circuit and setting an amplitude, wherein sequentially demodulating symbols of the received beacon signal is performed using the phase processing circuit.
- Some embodiments of a wireless station apparatus may include: an amplitude processing circuit of a polar receiver of a wireless station, configured to generate amplitude values of a received beacon signal; a phase processing circuit configured to generate phase values of the received beacon signal; a medium access control (MAC) coprocessor configured (i) to demodulate symbols of the received beacon signal by processing the amplitude values and the phase values, (ii) upon receiving indication of a synchronization pattern of the received beacon signal, to turn off the amplitude processing circuit, and (iii) upon receiving a traffic indication signal value indicating no data traffic for the wireless station, to turn off the phase processing circuit; an events circuit configured (i) to detect the synchronization pattern and indicate detection of the synchronization pattern to the MAC coprocessor, and (ii) to detect a traffic indication signal value in a data payload portion of the received beacon signal and send the traffic indication signal value to the MAC coprocessor; and a beacon timing circuit configured to enable, at an estimated time of a beacon signaling interval, the amplitude processing circuit, the phase processing circuit, the medium access control (MAC) coprocessor; and the events circuit.
-
FIG. 4 is aflowchart 400 for turning off the phase path of a receiver upon detecting conditions of a beacon message according to some embodiments. A wireless station may perform, for some embodiments, a process that includes: enabling 402, at an estimated time of a beacon signaling interval, an amplitude processing circuit and a phase processing circuit of a polar receiver of wireless station. The process also may include sequentially demodulating 404 symbols of the received beacon signal using at least the phase processing circuit to detect a traffic indication signal value in a data payload portion of the received beacon signal. The process may include shutting off 406 the phase processing circuit upon detecting a traffic indication signal value indicating no data traffic for the wireless station. -
FIG. 5 is a timing diagram 500 for TIM and DTIM beacon messages (sent by, e.g., an access point (AP)), broadcast, and unicast messages according to some embodiments. A beacon message may be sent generally at a periodic rate according to a beacon interval value. For example, a beacon message may be sent every 100 ms according to a WiFi protocol standard.FIG. 5 labels the beacon messages asTIM beacons DTIM beacons TIM beacons DTIM beacons bitmap control byte 680, which is described below with regard toFIG. 6C , that indicates whether multicast/broadcast packets are buffered for transmission following the DTIM beacon. A wireless station, upon receiving a TIM beacon message that indicates unicast data is waiting for the wireless station, may respond back to the access point (AP) with an “awake” message, such as a “PS-Poll” message. The AP may send a unicast message upon receiving the “awake” message. For some embodiments, at certain times, a wireless station may ignore TIM beacons and enter sleep mode while awaiting reception of the next DTIM beacon message. For some embodiments, a wireless station may turn off the wireless station's polar receiver for a period of time exceeding the DTIM beacon signaling interval. For example, if beacon messages are sent every 100 ms, and the DTIM interval is set to 3, then a wireless station may sleep for a period exceeding 200 ms (e.g., 500 ms) and process only every other DTIM beacon message. During sleep mode, the wireless station may turn off the polar receiver completely (including the symboldemodulation crystal oscillator 124 ofFIG. 1 ) and use a crystal oscillator (see, e.g.,crystal oscillator 118 ofFIG. 1 ) that is used to determine the wake-up time. The wake-up time may be adjusted iteratively each sleep period to determine a peak wake-up time and to increase the sleep time. - For some embodiments, a DTIM beacon is sent every DTIM interval, which is described in regards to
FIG. 6C . TIM beacons are sent in between DTIM beacons. A wireless station may skip TIM beacons when in power saving mode. For example, a DTIM interval may be 3 with beacons sent every 100 ms. At t=0 ms, aDTIM beacon 502 is sent. Abroadcast message 516 is sent following the DTIM beacon. The DTIM count, which is described in regards toFIG. 6C , is 0 because the beacon is a DTIM beacon. The wireless station expects to receive another DTIM beacon at t=300 ms. At t=100 ms, aTIM beacon 504 is received, and the DTIM count is two. At t=200 ms, aTIM beacon 506 is transmitted, and the DTIM count is one. At t=300 ms, aDTIM beacon 508 is sent, and the DTIM count is zero. If the wireless station is configured to skipTIM beacons crystal oscillator 118 may be used to turn on the system at a threshold time period prior to 300 ms. For some embodiments, the threshold time period may be equal to the length of time the receiver (and transmitter for some embodiments) takes to power up plus a safety factor. In some embodiments, the wireless station may skip DTIM beacons if configured to do so. For example, a wireless station may skip every other DTIM beacon. Hence, the wireless station may not exit sleep mode until a threshold time period prior to 600 ms, which is shown asDTIM beacon 514. -
FIG. 6A is message structure diagram 600 for a beacon message according to some embodiments. A synchronization pattern 602 (“SYNC”) may be received at the beginning of a beacon message, e.g., in the preample prior to other fields and the payload of the beacon message. Thesync pattern 602 may be identified by a Barker sequence correlator for some embodiments. More generally, in some embodiments. the sync pattern may be used by, e.g., thesystem 100 ofFIG. 1 to recognize a beacon and to, e.g., determine whether an amplitude path of the RF circuit 104 (e.g., implemented as a polar receiver, in accordance with some embodiments) may be turned off, e.g., by providing a fixed amplitude value in place of the amplitude processing path. - A beacon message may include three components: a Media Access Control (MAC)
header 604, aframe body 606, and a frame check sequence (FCS) 608. For some embodiments, referring to the example shown inFIG. 1 , asynchronization pattern 602 is detected and an event is generated and sent to a MAC coprocessor (such as thecoprocessor 110 shown inFIG. 1 ) indicating detection of thesynchronization pattern 602. In some embodiments, thebaseband circuit 106 may detect thesynchronization pattern 602 and may send a signal to theevents circuit 112 indicating detection of the synchronization pattern. Theevents circuit 112 may generate and send to the MAC coprocessor 110 a signal indicating detection of thesynchronization pattern 602 for some embodiments. Theframe body component 606 of a beacon signal is expanded into the fields shown inFIG. 6B . One of the frame fields, theTIM information element 642, is expanded to show the TIM information element's structure inFIG. 6C . -
FIG. 6B is a message structure diagram for frame body fields 630 according to some embodiments. Frame body, or payload, fields may include many different fields in accordance with a WiFi protocol. Some embodiments may include 8 bytes for atimestamp beacon interval field capability information field 636, up to 32 bytes for a service set identifier (SSID)field 638, and a variable number of bytes for a supportedrates field 640. Additional frame fields (not all shown inFIG. 6B ) may include, e.g., a frequency-hopping (FH) parameter set field, a direct-sequence (DS) parameter set field, a contention-free (CF) parameter set field, an independent basic service set (IBSS) parameter set field, and a traffic indication map (TIM)information element field 642. Other frame fields, indicated inFIG. 6B with ellipses and the label “other frame body fields” 644, are available per a WiFi protocol - For some embodiments, the
beacon interval field 634 indicates the quantity of time units (TU) between the start of one beacon signal and next beacon signal. A time unit is equal to 1.024 ms. If the beacon interval field is equal to 100, then a beacon signal may be sent every 102.4 ms. Thebeacon interval field 634 is used to determine the length of time between beacon signals received by a wireless station. Some embodiments of a wireless station may be in sleep mode for a portion of time between received beacon signals. To determine how long a wireless station may be in sleep mode, some embodiments of a wireless station increment a counter using a crystal oscillator (or other clock device), e.g.,crystal oscillator 118 ofFIG. 1 . If the counter is equal to an estimated wake-up time count, the wireless station exits sleep mode and configures the receiver to receive a beacon signal for some embodiments. An iterative process may be performed to adjust the estimated wake-up time count. Some embodiments of the iterative process include comparing a prior estimated time of the beacon signal interval with an actual time of the beacon signal interval to generate an estimated time adjustment; and updating the estimated time of the beacon signaling interval using the estimated time adjustment. For example, the estimated time may be calculated using Eqs. 4 and 5: -
-
FIG. 6C is a message structure diagram for aTIM information element 670 according to some embodiments. The TIM information element (shown asTIM 642 in condensed form inFIG. 6B and expanded form inFIG. 6C ) may be sent with every beacon signal. Each of the fields shown inFIG. 6C is one byte, except the partialvirtual bitmap 682, which may be 1 to 251 bytes. For a TIM information element, theelement ID field 672 is equal to 5. Thelength field 674 indicates the number of bytes in the TIM information element. - For some embodiments, the
DTIM count field 676 is a countdown counter value that indicates the count until a DTIM beacon is scheduled to be sent. TheDTIM count field 676 is decremented with each successive beacon signal transmitted by the access point. If theDTIM count field 676 is zero, the beacon signal is a DTIM beacon signal and a broadcast (multicast) packet may be scheduled to be transmitted by the access point following the beacon message.FIG. 6D will be used to discuss whether broadcast data is available for the wireless station. TheDTIM period field 676 indicates the quantity of beacon signals to be transmitted by an access point for each DTIM interval of time. - The partial
virtual bitmap field 682 is a variable length bit mask array indicating the presence of buffered frames (such as unicast messages) available from the access point. For example, if the access point has a unicast message for a wireless station, the access point may indicate the presence of the unicast message by setting to 1 the bit within the bit mask corresponding to the wireless station. In some embodiments, this bit within the bit mask may be described as a TIM value. To reduce the size of the partialvirtual bitmap field 682, abitmap control field 680 is used to indicate which portion of the full traffic indication map (251 bytes) is sent via the partialvirtual bitmap field 682. - In some embodiments, a wireless station may analyze the TIM vector, the partial
virtual bitmap 682, to determine if the access point has unicast data for the wireless station. If the access point does not have unicast data (corresponding to a TIM value of 0), the receiver and transmitter may be powered down to enter sleep mode and wait until the next DTIM beacon. Some embodiments power down and wait for the next TIM beacon. -
FIG. 6D is a message structure diagram for a bitmap control byte within a TIM information element according to some embodiments.FIG. 6D indicates thestructure 690 of the bits within thebitmap control byte 680 of a TIM information element. For some embodiments, bit 0 (least significant bit) indicates the availability of broadcast data buffered at an access point for the wireless station. If bit 0 (692) is equal to 1, broadcast data is available at an access point (AP). If bit 0 (692) is equal to 0, no broadcast data is buffered at the AP.Bits 1 to 7 (694) represent an offset to the start of the portion of the full traffic indication map sent via the partialvirtual bitmap field 682. Combining the bitmap offset 694 with the TIM information element'slength field 674, a wireless station may be able to determine which portion of the full traffic indication map is sent. - In some embodiments, a wireless station may process any broadcast message transmitted by the access point. The MAC coprocessor may determine if bit 0 (692) of the
bitmap control byte 680 is set to one. If bit 0 (692) is a one, the access point has broadcast data to send. This bit may be described as a broadcast D value in some portions of this application. In some embodiments, the receiver and transmitter may be shutdown even if bit 0 (692) of thebitmap control byte 680 is a one and the partial virtual bitmap 682 (TIM value) is zero. In some embodiments, the receiver and transmitter may stay powered up if bit 0 (692) of thebitmap control byte 680 is a one and the partial virtual bitmap 682 (TIM value) is zero so that the coprocessor may process the broadcast message that follows the beacon message. - Table 1 shows different scenarios of the TIM value (partial virtual bitmap 682) and the broadcast D value (bit 0 (692) of bitmap control 680).
-
TABLE 1 Broadcast D TIM Value Value Result 0 (no unicast 0 (no Shutdown the receiver (and the transmitter) and go into sleep mode data waiting for broadcast until a threshold period of time prior to transmission of the next the wireless data) DTIM beacon. The crystal oscillator is running, awaiting the end of station) the DTIM interval. The crystal oscillator causes a wakeup signal to be generated a threshold period of time prior to transmission of the next DTIM beacon if the wireless station is configured to process the next DTIM beacon. 0 (no unicast 1 (broadcast The receiver stays powered up so that the coprocessor may data waiting for data will be process the broadcast message if the wireless station is configured the wireless sent by the to process the broadcast message. station) access point) The system is shutdown if the wireless station is configured to ignore the broadcast message. 1 (unicast data is 0 or 1 The receiver stays powered up so that the coprocessor may waiting for the process the unicast message if the wireless station is configured to wireless station) process the broadcast message. The wireless station wakes up the transmitter and transmits an “AWAKE” message and listens for a response from the access point. After finishing processing the unicast and/or broadcast message(s), the system enters sleep mode until a threshold period of time prior to the next DTIM beacon message if configured to not skip DTIM beacons. - For some embodiments, the MAC coprocessor may be shut off upon detecting a traffic indication signal value indicating no data traffic for the wireless station. Detection of a traffic indication signal value indicating no data traffic for the wireless station may be performed in one of multiple ways for some embodiments, such as: (i) detecting a TIM value indicating no unicast traffic for the wireless station, (ii) detecting a TIM value indicating no unicast traffic for the wireless station in combination with a broadcast D value indicating no broadcast traffic, or (iii) detecting a TIM value indicating no unicast traffic for the wireless station in combination with a broadcast D value indicating the presence of broadcast traffic in combination with a broadcast ignore condition. For example, a broadcast ignore condition may occur if the wireless station is a device with a low amount of functionality, and the wireless station is configured to ignore a certain percentage of broadcast messages. For example, the wireless station may be configured to alternate between ignoring and processing broadcast messages.
- For some embodiments, the traffic indication map or the partial
virtual bitmap 682 may be used to determine the TIM value to indicate no unicast traffic for the wireless station. The traffic indication map is the full unicast data bitmap, and the partialvirtual bitmap 682 is a portion of the traffic indication map. The TIM value is the bit within the traffic indication map corresponding to the wireless station. - A broadcast ignore condition, for some embodiments, may indicate that a wireless station will not process (e.g., is configured to ignore) one or more broadcast messages. A broadcast ignore condition may occur, for some embodiments, if the wireless station is fully configured, has limited functionality, and is able to ignore conditions related to other portions of the SSID network unrelated to the wireless station. Some embodiments of a wireless station may limit a broadcast ignore condition such that the wireless station processes a broadcast message every threshold number of broadcast messages. For example, the broadcast ignore condition may have a threshold of 10 broadcast messages so that at least every tenth broadcast message is processed. For some embodiments, upon detecting a traffic indication signal value indicating no data traffic for the wireless station, the wireless station may responsively turn off the receiver (which may be a polar receiver). Detecting a traffic indication signal value indicating no data traffic for the wireless station may be performed by demodulating a beacon signal and detecting a data indicator field that indicates no data traffic for the wireless station. A data indicator field may be a TIM value, a broadcast D value, a traffic indication map, or a partial
virtual bitmap 682. -
FIG. 7 is agraph 700 of current vs. time for a wireless station receiver receiving a beacon message according to some embodiments. The graph is not generally drawn to scale and is intended for purposes of explanation. Theleft portion 716 ofFIG. 7 left of thespike 714 in current indicates a low-level current (for example, 12 μA), during, e.g., a sleep mode of the device. The low level current, indicated as I3 712, may be used to power a crystal oscillator or other time keeping device. A beacon signaling interval may be determined using the beacon interval value shown inFIG. 6B . The beacon interval value may be multiplied by 1.024 ms to calculate a time value for the beacon signal interval. Some embodiments may use units of TU for the beacon signal interval. The receiver current may have aspike 714 upon exiting sleep mode prior to receiving abeacon signal 706. Thespike 714 may correspond to powering on the receiver prior to receiving a beacon message. Thespike 714 may be due to charging up of capacitors within the power supply of the receiver. The increase in current 718 just prior to receipt of a beacon message corresponds to the start of adjustment of the AGC value using the beacon synchronization pattern. Upon receipt of abeacon signal 706, the receiver's current may increase rapidly and plateau at a current indicated byI 1 708. The current may stay at a high level until the beacon detection signal is identified, either as an AGC convergence event or synchronization pattern identification event. For some embodiments, the envelope offpoint 702 may occur with the generation of a beacon detection signal. In some embodiments, a beacon detection signal may be generated upon matching the synchronization pattern with a Barker code or sequence of Barker codes. In some embodiments, a beacon detection signal may be generated upon detecting an increase in received signal power exceeding a threshold (indicated by, e.g., a 33 dB AGC adjustment) followed by a settling of an AGC value. The amplitude path (e.g., 266 ofFIG. 2 ) may be turned off and a fixed value may be used for the amplitude value for some embodiments. With the amplitude path turned off at the envelope offpoint 702, the receiver's current may decrease to the current level indicated byI 2 710. Upon generation of a traffic indication signal such as by the reception of, e.g., the TIM information element (IE) portion of a beacon signal (shown inFIG. 6C ), the receiver may determine that no broadcast and/or unicast message is available for the wireless station, and the wireless station may, e.g., enter a sleep mode, and, e.g., may turn off the receiver, decreasing the current to a low level used to maintain, e.g., operation of the crystal oscillator or other timing reference. In some embodiments, the transmitter of the wireless station may be turned off as well, since there may be no need to for the wireless station to send messages if, e.g., no data traffic is expected or available, per the TIM information element portion.FIG. 7 indicates reception of the TIM information element as theTIM IE point 704. The receivers current may decrease and return to the low-level indicated byI 3 712. For some embodiments, a bias current of a low-noise amplifier (LNA) may be set to a low level value at the TIM/IE point 704 in time. - Some embodiments may set a bias current of a symbol demodulation crystal oscillator to a low level value for processing a beacon message. Upon determining that a broadcast message and/or a unicast message is to be processed by the receiver, the bias current to a symbol demodulation crystal oscillator (such as the symbol
demodulation crystal oscillator 124 ofFIG. 1 ) may be increased to enable more accurate demodulation of symbols in broadcast and/or unicast messages. Some embodiments of a wireless station's beacon signal reception process may include: enabling, at the estimated time of the beacon signaling interval, a symbol demodulation crystal oscillator with a bias current; generating, by the symbol demodulation crystal oscillator, a timing reference for the polar receiver to process the beacon signal; and upon detecting a traffic indication signal value indicating a presence of data traffic for the wireless station, increasing the bias current to the symbol demodulation crystal oscillator. - Some embodiments may set a bias current of a low noise amplifier (LNA) to a low level value for processing a beacon message. Upon determining that a broadcast message and/or a unicast message is to be processed by the receiver, the bias current to the LNA may be increased to provide a higher signal to noise ratio to provide for more accurate demodulation of symbols in broadcast and/or unicast messages. The beacon signal reception process, for some embodiments, may include: enabling with a bias current, at the estimated time of the beacon signaling interval, a wideband gain stage of a low noise amplifier (LNA); amplifying, by the LNA, the received beacon signal; and upon detecting the traffic indication signal value indicating the presence of traffic data for the wireless station, increasing the bias current to the LNA. The increase in the bias current to the symbol demodulation crystal oscillator or the LNA may not be immediate but may occur prior to reception and subsequent demodulation of unicast frames for some embodiments.
-
FIG. 8 is agraph 800 of power vs. time for a beacon message according to some embodiments. The graph is not generally drawn to scale and is intended for purposes of explanation and not limitation. Theleft portion 806 of thegraph 800 left of theenvelope AGC interval 802 indicates that the receiver is adjusting an AGC setting at the beginning of the reception of the beacon. Theenvelope AGC interval 802 indicates for some embodiments the time period over which the AGC value may be adjusted. Theenvelope AGC interval 802 may start with the reception of a beacon synchronization pattern prior to a beacon signal. Theenvelope AGC interval 802 may end 804 with the beacon identification signal. Specifically, if a beacon indication signal is used to turn off the amplitude processing path, no further amplitude information may be available for further assessing a gain setting. For some embodiments, a crystal oscillator indicates a threshold period of time prior to an estimated point in time for reception of a beacon signal. The receiver may be powered up at this point in time as the receiver prepares to receive a beacon signal. An AGC value may be adjusted to increase the gain for the low noise amplifier (LNA). An increase in received signal power exceeding a threshold (e.g., greater than 33 dB) may be detected, such as by large adjustments in AGC settings. At the envelope offpoint 804, the AGC adjustment period ends. The AGC envelope may end with the detection of the settling of the AGC value, or by a Barker sequence detection, and the amplitude path may be turned off. The wireless station may determine that a fixed value may be used for the amplitude of a beacon signal instead of the actual received amplitude. - For some embodiments, an AGC circuit may detect saturation and a change in gain that exceeds a threshold (such as an increase in gain by more than 33 dB). The AGC circuit may trigger an event circuit to send an event indication to the MAC coprocessor to turn off the amplitude path. Some embodiments of a baseband circuit may detect a barker code that matches the beacon synchronization pattern, and the baseband circuit may trigger the event circuit to send an event indication to the MAC coprocessor to turn off the amplitude path. In some embodiments, the amplitude path is effectively turned off by reducing or shutting off the bias current to one or more signal processing circuit elements in the amplitude signal processing path.
- The receiver RF circuit and baseband circuit is controlled by a co-processor. The co-processor will receive events from the baseband circuit and/or event circuits. The co-processor keeps track of the length of the packet and restarts the baseband circuit when needed. Restarting will happen after receiving a beacon frame or falsely detecting a beacon frame. Note that the co-processor is able to use the RF and baseband circuits to process the received beacon on a symbol-by symbol basis, and thus is able to rapidly determine TIM bits and traffic indication signal values. Thus, the receiver architecture utilizing a MAC co-processor provides the ability to rapidly power down the receiver prior to complete demodulation of the beacon frame.
-
FIG. 9 is a system interface diagram showing an access point and wireless stations according to some embodiments. A Wi-Fi network 900 may include anaccess point 902 that communicates with one ormore wireless stations access point 902 and thewireless stations - In the foregoing specification, specific embodiments have been described. However, one of ordinary skill in the art would appreciate that various modifications and changes may be made without departing from the scope of the invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present teachings.
- The benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. The invention is defined solely by the appended claims including any amendments made during the pendency of this application and all equivalents of those claims as issued.
- Moreover, in this document, relational terms such as first and second, top and bottom, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. The terms “comprises,” “comprising,” “has,” “having,” “includes,” “including,” “contains,” “containing,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises, has, includes, contains a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. An element proceeded by “comprises . . . a”, “has . . . a”, “includes . . . a”, “contains . . . a” does not, without more constraints, preclude the existence of additional identical elements in the process, method, article, or apparatus that comprises, has, includes, contains the element. The terms “a” and “an” are defined as one or more unless explicitly stated otherwise herein. The terms “substantially”, “essentially”, “approximately”, “about”, or any other version thereof, are defined as being close to as understood by one of ordinary skill in the art, and in one non-limiting embodiment the term is defined to be within 10%, in another embodiment within 5%, in another embodiment within 1% and in another embodiment within 0.5%. The term “coupled” as used herein is defined as connected, although not necessarily directly and not necessarily mechanically. A device or structure that is “configured” in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
- It will be appreciated that some embodiments may comprise one or more generic or specialized processors (or “processing devices”) such as microprocessors, digital signal processors, customized processors and field programmable gate arrays (FPGAs) and unique stored program instructions (including both software and firmware) that control the one or more processors to implement, in conjunction with certain non-processor circuits, some, most, or all of the functions of the method and/or apparatus described herein. Alternatively, some or all functions could be implemented by a state machine that has no stored program instructions, or in one or more application specific integrated circuits (ASICs), in which each function or some combinations of certain of the functions are implemented as custom logic. Of course, a combination of the two approaches could be used.
- Accordingly, some embodiments of the present disclosure, or portions thereof, may combine one or more processing devices with one or more software components (e.g., program code, firmware, resident software, micro-code, etc.) stored in a tangible computer-readable memory device, which in combination form a specifically configured apparatus that performs the functions as described herein. These combinations that form specially programmed devices may be generally referred to herein as “modules.” The software component portions of the modules may be written in any computer language and may be a portion of a monolithic code base, or may be developed in more discrete code portions such as is typical in object-oriented computer languages. In addition, the modules may be distributed across a plurality of computer platforms, servers, terminals, and the like. A given module may even be implemented such that separate processor devices and/or computing hardware platforms perform the described functions.
- Moreover, an embodiment may be implemented as a computer-readable storage medium having computer readable code stored thereon for programming a computer (e.g., comprising a processor) to perform a method as described and claimed herein. Examples of such computer-readable storage media include, but are not limited to, a hard disk, a CD-ROM, an optical storage device, a magnetic storage device, a ROM (Read Only Memory), a PROM (Programmable Read Only Memory), an EPROM (Erasable Programmable Read Only Memory), an EEPROM (Electrically Erasable Programmable Read Only Memory) and a Flash memory. Further, one of ordinary skill, notwithstanding possibly significant effort and many design choices motivated by, for example, available time, current technology, and economic considerations, when guided by the concepts and principles disclosed herein will be readily capable of generating such software instructions and programs and ICs with minimal experimentation.
- The Abstract of the Disclosure is provided to allow the reader to quickly ascertain the nature of the technical disclosure. The Abstract is submitted with the understanding that the Abstract will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, the Abstract may be seen that various features are grouped together in various embodiments for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separately claimed subject matter.
Claims (13)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/241,988 US10728851B1 (en) | 2019-01-07 | 2019-01-07 | System and method for low-power wireless beacon monitor |
PCT/US2019/067237 WO2020146110A1 (en) | 2019-01-07 | 2019-12-18 | System and method for low-power wireless beacon monitor |
US16/900,650 US11297575B2 (en) | 2019-01-07 | 2020-06-12 | System and method for low-power wireless beacon monitor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/241,988 US10728851B1 (en) | 2019-01-07 | 2019-01-07 | System and method for low-power wireless beacon monitor |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/900,650 Division US11297575B2 (en) | 2019-01-07 | 2020-06-12 | System and method for low-power wireless beacon monitor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200221382A1 true US20200221382A1 (en) | 2020-07-09 |
US10728851B1 US10728851B1 (en) | 2020-07-28 |
Family
ID=71403810
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/241,988 Active US10728851B1 (en) | 2019-01-07 | 2019-01-07 | System and method for low-power wireless beacon monitor |
US16/900,650 Active US11297575B2 (en) | 2019-01-07 | 2020-06-12 | System and method for low-power wireless beacon monitor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/900,650 Active US11297575B2 (en) | 2019-01-07 | 2020-06-12 | System and method for low-power wireless beacon monitor |
Country Status (2)
Country | Link |
---|---|
US (2) | US10728851B1 (en) |
WO (1) | WO2020146110A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11246035B2 (en) * | 2019-04-15 | 2022-02-08 | Superior Electronics Corporation | Programmable long-range wireless signal remote control device |
CN114095047A (en) * | 2021-11-19 | 2022-02-25 | 深圳清华大学研究院 | Signal processing circuit, chip and receiver |
US11382041B2 (en) * | 2020-04-22 | 2022-07-05 | Realtek Semiconductor Corp. | Methods for dynamically adjusting wake-up time and communication device utilizing the same |
US11477260B2 (en) * | 2019-12-25 | 2022-10-18 | Bestechnic (Shanghai) Co., Ltd. | Systems and methods for transmission of audio information |
TWI784657B (en) * | 2021-07-05 | 2022-11-21 | 大陸商蘇州磐聯集成電路科技股份有限公司 | Method for receiving wireless data and wireless equipment |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10728851B1 (en) * | 2019-01-07 | 2020-07-28 | Innophase Inc. | System and method for low-power wireless beacon monitor |
Family Cites Families (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4322819A (en) | 1974-07-22 | 1982-03-30 | Hyatt Gilbert P | Memory system having servo compensation |
US4271412A (en) | 1979-10-15 | 1981-06-02 | Raytheon Company | Range tracker utilizing spectral analysis |
US5325095A (en) | 1992-07-14 | 1994-06-28 | The United States Of America As Represented By The United States Department Of Energy | Stepped frequency ground penetrating radar |
US5493581A (en) | 1992-08-14 | 1996-02-20 | Harris Corporation | Digital down converter and method |
JPH07221570A (en) | 1994-01-27 | 1995-08-18 | Yagi Antenna Co Ltd | Channel amplifier |
US5717715A (en) | 1995-06-07 | 1998-02-10 | Discovision Associates | Signal processing apparatus and method |
US6307868B1 (en) | 1995-08-25 | 2001-10-23 | Terayon Communication Systems, Inc. | Apparatus and method for SCDMA digital data transmission using orthogonal codes and a head end modem with no tracking loops |
JPH11112461A (en) | 1997-08-05 | 1999-04-23 | Sony Corp | Digital communication receiver |
JPH1188064A (en) | 1997-09-02 | 1999-03-30 | Matsushita Electric Ind Co Ltd | Wide band amplifier |
US6161420A (en) | 1997-11-12 | 2000-12-19 | Fisher Controls International, Inc. | High frequency measuring circuit |
US6700939B1 (en) | 1997-12-12 | 2004-03-02 | Xtremespectrum, Inc. | Ultra wide bandwidth spread-spectrum communications system |
EP1067679B1 (en) | 1999-06-30 | 2006-12-06 | Infineon Technologies AG | Differential amplifier |
US7346022B1 (en) | 1999-09-28 | 2008-03-18 | At&T Corporation | H.323 user, service and service provider mobility framework for the multimedia intelligent networking |
KR20030013409A (en) | 2000-05-09 | 2003-02-14 | 어드밴스트 내비게이션 앤드 포지셔닝 코퍼레이션 | Vehicle surveillance system |
AU2001254968A1 (en) | 2000-05-16 | 2001-11-26 | Stephen Anthony Gerard Chandler | Radio frequency feedback amplifier circuits |
US6369659B1 (en) | 2000-06-29 | 2002-04-09 | Tektronix, Inc. | Clock recovery system using wide-bandwidth injection locked oscillator with parallel phase-locked loop |
US6934341B2 (en) | 2000-08-29 | 2005-08-23 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for plurality signal generation |
US6566949B1 (en) | 2000-08-31 | 2003-05-20 | International Business Machines Corporation | Highly linear high-speed transconductance amplifier for Gm-C filters |
US6694129B2 (en) | 2001-01-12 | 2004-02-17 | Qualcomm, Incorporated | Direct conversion digital domain control |
JP4857466B2 (en) | 2001-01-18 | 2012-01-18 | 株式会社デンソー | Time measuring device and distance measuring device |
WO2002091569A1 (en) | 2001-05-08 | 2002-11-14 | Nokia Corporation | Gain adjusting and circuit arrangement |
US6696900B2 (en) | 2001-09-24 | 2004-02-24 | Finepoint Innovations, Inc. | Method for demodulating PSK modulated signals |
US7313198B2 (en) | 2002-03-12 | 2007-12-25 | Motorola Inc. | Self calibrating transmit path correction system |
US7095274B2 (en) | 2002-03-15 | 2006-08-22 | Seiko Epson Corporation | System for demodulation of phase shift keying signals |
JP2005521298A (en) | 2002-03-15 | 2005-07-14 | セイコーエプソン株式会社 | System and method for converting a digital phase modulation (PSK) signal into a digital amplitude modulation (ASK) signal |
CA2395891A1 (en) | 2002-08-12 | 2004-02-12 | Ralph Dickson Mason | Injection locking using direct digital tuning |
US20040146118A1 (en) | 2003-01-23 | 2004-07-29 | Talwalkar Sumit A. | Method and apparatus for RF carrier suppression in a multi-modulator transmitter |
US7447272B2 (en) | 2003-04-22 | 2008-11-04 | Freescale Semiconductor, Inc. | Filter method and apparatus for polar modulation |
US7042958B2 (en) | 2003-06-04 | 2006-05-09 | Tropian, Inc. | Digital time alignment in a polar modulator |
US7446601B2 (en) | 2003-06-23 | 2008-11-04 | Astronix Research, Llc | Electron beam RF amplifier and emitter |
US7081796B2 (en) | 2003-09-15 | 2006-07-25 | Silicon Laboratories, Inc. | Radio frequency low noise amplifier with automatic gain control |
US7358826B2 (en) | 2004-03-22 | 2008-04-15 | Mobius Microsystems, Inc. | Discrete clock generator and timing/frequency reference |
EP1763926A1 (en) * | 2004-06-17 | 2007-03-21 | W5 Networks, Inc. | Pseudo noise coded communication systems |
TWI241776B (en) | 2004-10-11 | 2005-10-11 | Realtek Semiconductor Corp | Clock generator and data recovery circuit |
US7202740B2 (en) | 2005-01-05 | 2007-04-10 | Broadcom Corporation | Gain boosting for tuned differential LC circuits |
ATE491263T1 (en) | 2005-02-04 | 2010-12-15 | Signal Proc Devices Sweden Ab | ESTIMATION OF TIMING ERRORS IN A TIME-NESTED ANALOG/DIGITAL CONVERTER SYSTEM |
EP1696623B1 (en) | 2005-02-28 | 2008-04-23 | Seiko Epson Corporation | Method and apparatus for the coherent demodulation of binary phase shift keying signals (BPSK) |
US7193462B2 (en) | 2005-03-22 | 2007-03-20 | Powerwave Technologies, Inc. | RF power amplifier system employing an analog predistortion module using zero crossings |
JP4682673B2 (en) | 2005-04-01 | 2011-05-11 | 株式会社デンソー | Radio clock |
US7453934B2 (en) | 2005-06-27 | 2008-11-18 | Nokia Corporation | Automatic receiver calibration with noise and fast fourier transform |
US8532718B2 (en) * | 2005-10-06 | 2013-09-10 | Broadcom Corporation | Mobile communication device with low power signal detector |
US7332973B2 (en) | 2005-11-02 | 2008-02-19 | Skyworks Solutions, Inc. | Circuit and method for digital phase-frequency error detection |
US7400203B2 (en) | 2006-08-03 | 2008-07-15 | Broadcom Corporation | Circuit with Q-enhancement cell having feedback loop |
US9413315B2 (en) | 2006-08-31 | 2016-08-09 | Texas Instruments Incorporated | Low noise amplifier with embedded filter and related wireless communication unit |
KR100833240B1 (en) | 2006-09-15 | 2008-05-28 | 삼성전자주식회사 | Method and apparatus for controlling store space for time-shift, and television thereof |
US7773713B2 (en) | 2006-10-19 | 2010-08-10 | Motorola, Inc. | Clock data recovery systems and methods for direct digital synthesizers |
US7734002B2 (en) | 2006-11-14 | 2010-06-08 | Integrated Device Technology, Inc. | Phase difference detector having concurrent fine and coarse capabilities |
US7920535B2 (en) | 2007-01-16 | 2011-04-05 | Texas Instruments Incorporated | Idle connection state power consumption reduction in a wireless local area network using beacon delay advertisement |
TWI439059B (en) | 2007-01-24 | 2014-05-21 | Marvell World Trade Ltd | Frequency and q-factor tunable filters using frequency translatable impedance structures |
US20120244824A1 (en) | 2007-02-12 | 2012-09-27 | Texas Instruments Incorporated | Minimization of rms phase error in a phase locked loop by dithering of a frequency reference |
US7889801B2 (en) | 2007-02-14 | 2011-02-15 | Telefonaktiebolaget L M Ericsson (Publ) | Multi transmit antenna synchronization channel transmission cell ID detection |
US8019015B2 (en) | 2007-02-26 | 2011-09-13 | Harris Corporation | Linearization of RF power amplifiers using an adaptive subband predistorter |
JP2008241695A (en) | 2007-02-27 | 2008-10-09 | Fujifilm Corp | Range finder and range finding method |
US7949322B2 (en) | 2007-03-09 | 2011-05-24 | Qualcomm, Incorporated | Frequency selective amplifier with wide-band impedance and noise matching |
US8009765B2 (en) | 2007-03-13 | 2011-08-30 | Pine Valley Investments, Inc. | Digital polar transmitter |
US7869543B2 (en) | 2007-03-13 | 2011-01-11 | Pine Valley Investments, Inc. | System and method for synchronization, power control, calibration, and modulation in communication transmitters |
US7888973B1 (en) | 2007-06-05 | 2011-02-15 | Marvell International Ltd. | Matrix time-to-digital conversion frequency synthesizer |
US7602244B1 (en) | 2007-11-27 | 2009-10-13 | Nortel Networks Limited | Power amplifier bias synchronization |
US8712483B2 (en) * | 2007-12-11 | 2014-04-29 | Sony Corporation | Wake-up radio system |
US7944298B2 (en) | 2007-12-18 | 2011-05-17 | Qualcomm, Incorporated | Low noise and low input capacitance differential MDS LNA |
EP2106058B1 (en) | 2008-03-28 | 2012-06-27 | TELEFONAKTIEBOLAGET LM ERICSSON (publ) | Method and arrangement for adjusting time alignment of a sampled data stream |
US8022849B2 (en) | 2008-04-14 | 2011-09-20 | Qualcomm, Incorporated | Phase to digital converter in all digital phase locked loop |
US7746187B2 (en) | 2008-06-02 | 2010-06-29 | Panasonic Corporation | Self-calibrating modulator apparatuses and methods |
US7772931B2 (en) | 2008-06-08 | 2010-08-10 | Advantest Corporation | Oscillator and a tuning method of a loop bandwidth of a phase-locked-loop |
JP5462267B2 (en) * | 2008-09-29 | 2014-04-02 | マーベル ワールド トレード リミテッド | Physical layer data unit format |
US8666325B2 (en) | 2008-12-03 | 2014-03-04 | Intel Mobile Communications GmbH | Polar feedback receiver for modulator |
US8314653B1 (en) | 2009-02-18 | 2012-11-20 | Rf Micro Devices, Inc. | Using degeneration in an active tunable low-noise radio frequency bandpass filter |
US8743848B2 (en) * | 2009-05-26 | 2014-06-03 | Broadcom Corporation | Hybrid location determination for wireless communication device |
US9374100B2 (en) | 2009-07-01 | 2016-06-21 | Qualcomm Incorporated | Low power LO distribution using a frequency-multiplying subharmonically injection-locked oscillator |
US8487670B2 (en) | 2009-09-03 | 2013-07-16 | Qualcomm, Incorporated | Divide-by-two injection-locked ring oscillator circuit |
KR101578512B1 (en) | 2009-11-19 | 2015-12-18 | 삼성전자주식회사 | Receiver including lc tank filter |
US8423028B2 (en) | 2009-12-29 | 2013-04-16 | Ubidyne, Inc. | Active antenna array with multiple amplifiers for a mobile communications network and method of providing DC voltage to at least one processing element |
JP2011199772A (en) | 2010-03-23 | 2011-10-06 | Advantest Corp | Modulator, setting method, and testing device |
US9099966B2 (en) | 2010-04-22 | 2015-08-04 | Samsung Electronics Co., Ltd. | Dual time alignment architecture for transmitters using EER/ET amplifiers and others |
US9154166B2 (en) | 2010-06-03 | 2015-10-06 | Broadcom Corporation | Front-end module network |
US8655299B2 (en) | 2010-06-03 | 2014-02-18 | Broadcom Corporation | Saw-less receiver with RF frequency translated BPF |
US8248127B2 (en) | 2010-08-05 | 2012-08-21 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Digital phase lock system with dithering pulse-width-modulation controller |
GB2483898B (en) | 2010-09-24 | 2015-07-22 | Cambridge Silicon Radio Ltd | Injection-locked oscillator |
EP2469783B1 (en) | 2010-12-23 | 2017-12-13 | The Swatch Group Research and Development Ltd. | FSK radio signal receiver with high-sensitivity demodulator and method for operating said receiver |
FR2976405B1 (en) | 2011-06-08 | 2014-04-04 | Commissariat Energie Atomique | DEVICE FOR GENERATING PHOTOVOLTAIC ENERGY WITH INDIVIDUAL MANAGEMENT OF CELLS |
WO2012132847A1 (en) | 2011-03-31 | 2012-10-04 | 国立大学法人東京工業大学 | Injection-locked type frequency-locked oscillator |
US8362848B2 (en) | 2011-04-07 | 2013-01-29 | Qualcomm Incorporated | Supply-regulated VCO architecture |
WO2012166502A1 (en) | 2011-06-03 | 2012-12-06 | Marvell World Trade, Ltd. | Method and apparatus for local oscillation distribution |
US9121883B2 (en) | 2011-10-14 | 2015-09-01 | Landis+Gyr, Inc. | Magnetic tampering detection and correction in a utility meter |
KR101214976B1 (en) | 2011-11-01 | 2012-12-24 | 포항공과대학교 산학협력단 | Noise shaping time digital converter using a delta sigma modulating method |
US8854091B2 (en) | 2011-11-28 | 2014-10-07 | Rambus Inc. | Integrated circuit comprising fractional clock multiplication circuitry |
TWI442739B (en) | 2011-12-02 | 2014-06-21 | Univ Nat Sun Yat Sen | A polar receiver using injection locking technique |
KR101873300B1 (en) | 2012-01-30 | 2018-07-02 | 삼성전자주식회사 | Voltage controlled oscillator using variable capacitor and phase locked loop thereof |
US8917759B2 (en) | 2012-01-31 | 2014-12-23 | Innophase Inc. | Transceiver architecture and methods for demodulating and transmitting phase shift keying signals |
US9264282B2 (en) | 2013-03-15 | 2016-02-16 | Innophase, Inc. | Polar receiver signal processing apparatus and methods |
US8929486B2 (en) | 2013-03-15 | 2015-01-06 | Innophase Inc. | Polar receiver architecture and signal processing methods |
US9024696B2 (en) | 2013-03-15 | 2015-05-05 | Innophase Inc. | Digitally controlled injection locked oscillator |
US8941441B2 (en) | 2013-03-15 | 2015-01-27 | Innophase Inc. | LNA with linearized gain over extended dynamic range |
US8618967B2 (en) | 2012-03-30 | 2013-12-31 | Broadcom Corporation | Systems, circuits, and methods for a sigma-delta based time to digital converter |
US9226855B2 (en) | 2012-09-06 | 2016-01-05 | Katalyst Surgical, Llc | Steerable laser probe |
US9054642B2 (en) | 2012-11-15 | 2015-06-09 | Intel Mobile Communications GmbH | Systems and methods to provide compensated feedback phase information |
US8781049B1 (en) | 2012-12-27 | 2014-07-15 | Intel Mobile Communications GmbH | Signal delay estimator with absolute delay amount and direction estimation |
US9240914B2 (en) | 2013-01-15 | 2016-01-19 | Samsung Electronics Co., Ltd. | Communication system with frequency synthesis mechanism and method of operation thereof |
US9083588B1 (en) | 2013-03-15 | 2015-07-14 | Innophase, Inc. | Polar receiver with adjustable delay and signal processing metho |
JP6135217B2 (en) | 2013-03-18 | 2017-05-31 | 富士通株式会社 | Signal correction apparatus, transmission apparatus, signal correction method, and transmission system |
KR102123901B1 (en) | 2013-07-12 | 2020-06-17 | 에스케이하이닉스 주식회사 | All digital phase locked loop, semiconductor apparatus, and portable information device |
GB2517152A (en) | 2013-08-12 | 2015-02-18 | Gde Technology Ltd | Position sensor |
DE102013114797B4 (en) | 2013-12-23 | 2021-06-10 | Apple Inc. | Transceiver device and method for generating a compensation signal |
TWI533647B (en) | 2014-01-17 | 2016-05-11 | 國立中山大學 | Frequency-shift key receiver |
JP6177155B2 (en) | 2014-02-10 | 2017-08-09 | ソニーセミコンダクタソリューションズ株式会社 | Oscillator circuit and frequency synthesizer |
US9813033B2 (en) | 2014-09-05 | 2017-11-07 | Innophase Inc. | System and method for inductor isolation |
US9853843B2 (en) | 2014-11-06 | 2017-12-26 | GM Global Technology Operations LLC | Software programmable, multi-segment capture bandwidth, delta-sigma modulators for flexible radio communication systems |
US9429919B2 (en) | 2014-11-17 | 2016-08-30 | Intel Deutschland Gmbh | Low power bipolar 360 degrees time to digital converter |
US9819524B2 (en) | 2014-11-21 | 2017-11-14 | Silicon Laboratories Inc. | Image rejection calibration with a passive network |
US9548158B2 (en) | 2014-12-02 | 2017-01-17 | Globalfoundries Inc. | 3D multipath inductor |
US9236873B1 (en) | 2014-12-17 | 2016-01-12 | Integrated Device Technology, Inc. | Fractional divider based phase locked loops with digital noise cancellation |
US9497055B2 (en) | 2015-02-27 | 2016-11-15 | Innophase Inc. | Method and apparatus for polar receiver with digital demodulation |
US9391625B1 (en) | 2015-03-24 | 2016-07-12 | Innophase Inc. | Wideband direct modulation with two-point injection in digital phase locked loops |
US10158509B2 (en) | 2015-09-23 | 2018-12-18 | Innophase Inc. | Method and apparatus for polar receiver with phase-amplitude alignment |
US9673828B1 (en) | 2015-12-02 | 2017-06-06 | Innophase, Inc. | Wideband polar receiver architecture and signal processing methods |
US9673829B1 (en) | 2015-12-02 | 2017-06-06 | Innophase, Inc. | Wideband polar receiver architecture and signal processing methods |
US9985618B2 (en) | 2015-12-23 | 2018-05-29 | Qualcomm Incorporated | Digital duty cycle correction for frequency multiplier |
EP3190704B1 (en) | 2016-01-06 | 2018-08-01 | Nxp B.V. | Digital phase locked loops |
CA2991337C (en) * | 2017-01-11 | 2022-05-17 | Abl Ip Holding Llc | Asset tracking using active wireless tags that report via a local network of connected beacons |
US10148230B2 (en) | 2017-03-28 | 2018-12-04 | Innophase, Inc. | Adaptive digital predistortion for polar transmitter |
US10122397B2 (en) | 2017-03-28 | 2018-11-06 | Innophase, Inc. | Polar receiver system and method for Bluetooth communications |
US10292104B2 (en) * | 2017-08-21 | 2019-05-14 | Redpine Signals, Inc. | Quick decision preamble detector with hierarchical processing |
WO2019108765A1 (en) * | 2017-11-29 | 2019-06-06 | Medtronic, Inc. | Tissue conduction communication using ramped drive signal |
US10622959B2 (en) | 2018-09-07 | 2020-04-14 | Innophase Inc. | Multi-stage LNA with reduced mutual coupling |
US10728851B1 (en) * | 2019-01-07 | 2020-07-28 | Innophase Inc. | System and method for low-power wireless beacon monitor |
-
2019
- 2019-01-07 US US16/241,988 patent/US10728851B1/en active Active
- 2019-12-18 WO PCT/US2019/067237 patent/WO2020146110A1/en active Application Filing
-
2020
- 2020-06-12 US US16/900,650 patent/US11297575B2/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11246035B2 (en) * | 2019-04-15 | 2022-02-08 | Superior Electronics Corporation | Programmable long-range wireless signal remote control device |
US11477260B2 (en) * | 2019-12-25 | 2022-10-18 | Bestechnic (Shanghai) Co., Ltd. | Systems and methods for transmission of audio information |
US11382041B2 (en) * | 2020-04-22 | 2022-07-05 | Realtek Semiconductor Corp. | Methods for dynamically adjusting wake-up time and communication device utilizing the same |
TWI784657B (en) * | 2021-07-05 | 2022-11-21 | 大陸商蘇州磐聯集成電路科技股份有限公司 | Method for receiving wireless data and wireless equipment |
CN114095047A (en) * | 2021-11-19 | 2022-02-25 | 深圳清华大学研究院 | Signal processing circuit, chip and receiver |
Also Published As
Publication number | Publication date |
---|---|
US20210007048A1 (en) | 2021-01-07 |
WO2020146110A1 (en) | 2020-07-16 |
US11297575B2 (en) | 2022-04-05 |
US10728851B1 (en) | 2020-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11297575B2 (en) | System and method for low-power wireless beacon monitor | |
US10820270B2 (en) | Preamble detector | |
US10211838B2 (en) | Time-frequency deviation compensation method, and user terminal | |
US8892177B2 (en) | Mobile communication device with low power signal detector | |
US10757652B2 (en) | Wireless receiver with field capture for beacon frames | |
EP3389317B1 (en) | Efficient preamble design and modulation schemes for wake-up packets in wlan with wake-up radio receivers | |
US20100245052A1 (en) | Rf tag, rf tag reader, and pulse code key detecting circuit, and rf tag system using them | |
US10484215B2 (en) | Asynchronous transmission for NFC card emulation mode | |
US8615213B2 (en) | Reducing power consumption of a filter | |
WO2005091492A1 (en) | Method and system of reducing collisions in an asynchronous communication system | |
CN111527704A (en) | Controller for detecting bluetooth low energy packets | |
WO2019157748A1 (en) | Communication method and device | |
US20180359706A1 (en) | Wakeup Receiver | |
US10764855B1 (en) | Synchronizing clocks in a wireless network | |
US20220256468A1 (en) | Wireless device | |
US9742412B1 (en) | Low power wireless receiver for congested networks operating with beacon frames | |
US11943713B2 (en) | Wakeup receiver and wakeup signal transmission | |
Yuan et al. | Multiprotocol backscatter with commodity radios for personal iot sensors | |
US10701630B2 (en) | Reducing power consumption in wireless stations providing network connectivity for embedded devices | |
Vidal et al. | GSM timeslot detection and switching for power amplifier duty cycling in community cellular networks | |
EP3993512A1 (en) | Ultra-low power communication system and method | |
WO2024008299A1 (en) | Transmitter for operation with restricted power consumption | |
US20220078714A1 (en) | Wakeup Receiver and System Using Frequency Shift Keying and Shifted-Frequency Retransmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: INNOPHASE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KONRADSSON, PER;XU, YANG;REEL/FRAME:048082/0175 Effective date: 20190114 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE FOR LATE PAYMENT, SMALL ENTITY (ORIGINAL EVENT CODE: M2554); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |