US20170346002A1 - Polishing stop layer(s) for processing arrays of semiconductor elements - Google Patents
Polishing stop layer(s) for processing arrays of semiconductor elements Download PDFInfo
- Publication number
- US20170346002A1 US20170346002A1 US15/674,620 US201715674620A US2017346002A1 US 20170346002 A1 US20170346002 A1 US 20170346002A1 US 201715674620 A US201715674620 A US 201715674620A US 2017346002 A1 US2017346002 A1 US 2017346002A1
- Authority
- US
- United States
- Prior art keywords
- layer
- cmp
- mtj
- pillars
- pillar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 238000005498 polishing Methods 0.000 title abstract description 24
- 238000003491 array Methods 0.000 title description 8
- 238000012545 processing Methods 0.000 title description 5
- 239000000463 material Substances 0.000 claims abstract description 63
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 37
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 29
- 239000012212 insulator Substances 0.000 claims description 24
- 229910004205 SiNX Inorganic materials 0.000 claims description 15
- 238000000034 method Methods 0.000 abstract description 87
- 230000008569 process Effects 0.000 abstract description 65
- 238000004519 manufacturing process Methods 0.000 abstract description 15
- 238000004611 spectroscopical analysis Methods 0.000 abstract description 2
- 238000007517 polishing process Methods 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 55
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 16
- 238000000151 deposition Methods 0.000 description 15
- 238000002955 isolation Methods 0.000 description 11
- 238000005530 etching Methods 0.000 description 8
- 239000000395 magnesium oxide Substances 0.000 description 6
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 6
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 4
- 238000010884 ion-beam technique Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- -1 layers 206 Chemical compound 0.000 description 2
- 230000005415 magnetization Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- H01L43/12—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H01L27/222—
-
- H01L43/02—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
Definitions
- This disclosure relates generally to the field of semiconductor manufacturing, and, more particularly, to the formation and/or exposure of semiconductor elements on wafers using chemical-mechanical polishing.
- the methods described in the embodiments may be used for the formation, isolation, and exposure of semiconductor elements on microchip wafers.
- the methods may be used for the isolation and exposure of magnetic tunnel junction (MTJ) pillar arrays.
- MTJ magnetic tunnel junction
- An MTJ is a semiconductor device that may be comprised of two ferromagnets separated by an insulator.
- an MTJ may comprise a free magnetic layer and a reference magnetic layer, each of which are separated by the insulator. Additional layers are used to create a memory cell such an MRAM device.
- An MTJ for an MRAM device may also include a hard-mask above the magnetic layers.
- MRAM is able to store information because the resistance of the MTJ pillar changes based the direction of the magnetization of the free layer.
- the direction of magnetization can be switched to change the resistance of the MTJ pillar.
- the resulting resistance of the MTJ pillar is interpreted as a digital “1” or “0”.
- An example of a process for isolating, and then subsequently exposing MTJ pillars includes depositing a thick insulating layer to create bumps on the pillars and in valleys in the adjacent areas and then applying chemical mechanical polishing (“CMP”) and/or reactive-ion-etching (“RIE”) to remove the insulating layer until the top of the pillars are exposed.
- CMP chemical mechanical polishing
- RIE reactive-ion-etching
- FIG. 1 A shows an example of a wafer array 100 containing MTJ pillars at locations 102 , 104 , and 106 . If CMP is applied across the wafer, there will be significant deviation across the wafer in the height of the pillars.
- FIG. 1B shows an example of a test wafer with the cross-section heights of MTJ pillars located at 102 , 104 and 106 . Specifically, in one test wafer, the height of the center pillar at 102 was 51 nanometers, the middle pillar at 104 was 39 nanometers, while the edge pillar at 106 was only 17 nanometers.
- the non-uniform polishing creates resistance uniformity issues between pillars and can cause damage to the pillars if the CMP removal is extreme. Such pillar damage includes micro-delamination, microcracks, and the creation of shunts.
- a method manufacturing a semiconductor device described comprises fabricating a plurality of MTJ pillars on a wafer, each of the plurality of MTJ pillars having a top surface and a side surface, the top surface extending at an MTJ pillar height from the wafer.
- the embodiment also comprises depositing a first layer on the semiconductor wafer, where the first layer is comprised of a high chemical-mechanical polish (CMP) rate material. This results in the first layer covering the top surface and side surface of each of the plurality of MTJ pillars.
- CMP chemical-mechanical polish
- the first layer forms a first layer bump portion over the top surface of each of the plurality of MTJ pillars, a first layer side surface portion over the side surface of each of the plurality of MTJ pillars, and a plurality of first layer valley portions in between the plurality of MTJ pillars.
- the embodiment also comprises depositing a second layer over the first layer, the second layer being comprised of a low CMP rate material. This results in a second layer bump portion covering the first layer bump portion, a second layer side portion covering the first layer side portion, and a plurality of second layer valley portions covering the plurality of first layer valley portions, thereby forming a plurality of MTJ pillar bumps.
- Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars.
- the second layer having a thickness selected such that a top surface of the plurality of second layer valley portions are at a CMP stop height.
- the embodiment further comprises chemical-mechanical polishing the plurality of MTJ pillar bumps with a chemical-mechanical polisher.
- the embodiment further comprises detecting that the chemical-mechanical polisher has reached the top surface of second layer valley portion, and stopping the chemical-mechanical polishing step when the polisher has reached the top surface of the plurality of second layer valley portions such that the side surface of each of the plurality of MTJ pillars remains covered by the first layer and the second layer.
- the second layer is deposited such that the top surface of the plurality of second layer valley portions are above the MTJ pillar height.
- the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.
- the second layer is deposited such that the top surface of the second layer valley portion is at the MTJ pillar height, thereby allowing exposure of top surfaces of the plurality of MTJ pillars.
- each of the plurality of MTJ pillars includes a reference layer and a free layer separated by a tunneling layer, and a hard mask over the free layer.
- the second layer is deposited such that the top surface of second layer valley portion is above a bottom surface of the hard-mask layer of the MTJ pillar.
- a third layer is deposited over the second layer.
- the third layer is comprised of high CMP rate material, such that a third layer bump portion covers each second layer bump portion, a third layer side portion covers each second layer side portion, and a plurality of third layer valley portions cover the plurality of second layer valley portions.
- this forms the plurality of MTJ pillar bumps with additional height imparted by the third layer bump portion.
- Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars.
- Each of the plurality of MTJ pillar bumps comprising a third layer bump portion, a second layer bump portion and a first layer bump portion.
- the first layer is an insulator material.
- the insulator material is SiOx.
- the second layer is an insulator material.
- the insulator material is SiNx.
- the second layer is deposited such that the top surface of the plurality of second layer valley portions is above the MTJ pillar height.
- the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.
- the method further comprises depositing an electrode layer prior to the fabricating a plurality of magnetic tunnel junction (MTJ) pillars on a wafer step.
- MTJ magnetic tunnel junction
- a semiconductor device which comprises a semiconductor wafer.
- the device also comprises a plurality of MTJ pillars thereon, where each MTJ pillar comprises a plurality of layers and a hard-mask layer.
- the hard-mask layer has a bottom surface at a hard-mask bottom height.
- Each MTJ pillar has a top surface and a side surface. The top surface extends at an MTJ pillar height from the wafer.
- the top surface of each MTJ pillar is exposed for electrical connection.
- the device further comprises a semiconductor wafer with the plurality of MTJ pillars thereon having a plurality of valley portions between the plurality of MTJ pillars.
- the device further can have a first layer.
- the first layer is comprised of a high chemical-mechanical polish (CMP) rate material.
- the first layer comprising a side portion over the side surface of each of the plurality of MTJ pillars and a plurality of valley portions over the plurality of valley portions of the semiconductor wafer.
- the device can also comprise a second layer, where the second layer comprises a low chemical-mechanical polish (CMP) rate material.
- the second layer comprises a side portion over each side portion of the first layer and plurality of valley portions over the plurality of valley portions of the first layer.
- Each valley portion of the second layer has a top surface.
- the second layer has a thickness such that the top surface of a valley portion of the second layer has a height above the hard-mask bottom height.
- the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height equal to the MTJ pillar height, thereby exposing top surfaces of the plurality of MTJ pillars.
- the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height above the MTJ pillar height.
- the first layer of the device is an insulator material.
- the insulator material is SiOx.
- the second layer is an insulator material.
- the insulator material is SiNx.
- the device comprises a third layer.
- the third layer is comprised of a high CMP rate material, and comprises a side portion over each side portion of the second layer and plurality of valley portions over the plurality of valley portions of the second layer.
- a method for manufacturing a semiconductor device comprises fabricating plurality of MTJ pillars on a surface.
- the surface is on a semiconductor wafer.
- Each of the plurality of MTJ pillars has a top surface and a side surface, where the top surface extends at an MTJ pillar height from the surface.
- This embodiment of the method further comprises depositing a first layer.
- the first layer comprises a high chemical-mechanical polish (CMP) rate material, and covers the top surface of each of the plurality of MTJ pillars, the side surface of each of the plurality of MTJ pillars, and the surface.
- CMP chemical-mechanical polish
- This embodiment of the method further comprises depositing a low chemical-mechanical polish (CMP) rate layer over the first layer, thereby forming a plurality of MTJ pillar bumps.
- CMP chemical-mechanical polish
- Each of the plurality of MTJ pillar bumps corresponds to the top surface of each of the plurality of MTJ pillars.
- the low CMP rate layer further forms a low CMP rate layer valley surface between the plurality of MTJ pillar bumps.
- Each of the plurality of MTJ pillar bumps comprises portions of the first high CMP rate layer and the low CMP rate layer extending over the top surface of each of the plurality of MTJ pillars.
- the low CMP rate layer has a thickness selected such that the low CMP rate layer valley surface is at the MTJ pillar height.
- This embodiment of the method further comprises chemical-mechanical polishing of the semiconductor with a polishing pad to remove the plurality of MTJ pillar bumps.
- This embodiment of the method further comprises detecting that the polishing pad has reached the low CMP rate layer valley surface.
- This embodiment further comprises stopping the chemical-mechanical polishing step such that the top surface of each of the MTJ pillars is exposed while the side surface of each of the plurality of MTJ pillars remains covered by high CMP rate layer and the low CMP rate layer.
- the first layer is an insulator material.
- the insulator material is SiOx.
- the low CMP rate layer is an insulator material.
- the insulator material is SiNx.
- FIG. 1A shows a view from the top of an MRAM wafer.
- FIG. 1B shows cross section heights of three pillars from the MRAM wafer of FIG. 1A at the center, middle, and edge of the wafer that were produced without the methods of an embodiment of this patent.
- FIG. 2A shows a cross section of an MTJ pillar with a first isolating layer and the top, side and valley regions of the first isolating layer.
- FIG. 2B shows a cross section of an MTJ pillar under a first and a second isolating layer.
- FIG. 2C shows a cross section of an embodiment with three isolating layers and a low rate CMP stop-layer.
- FIG. 3A shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator.
- FIG. 3B shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator and the CMP stop height.
- FIG. 4A shows a cross section of an embodiment with an MTJ pillar under three isolating layers a fourth low rate CMP stop-layer, and a fifth high rate CMP layer at a time prior to when CMP polishing has been performed.
- FIG. 4B shows a cross section of the same MTJ pillar of FIG. 4A , but after the CMP polishing has been stopped.
- FIG. 4C shows the cross section of the same MTJ pillar of FIG. 4B , but after ion beam etching has been used to expose the top of the MTJ pillar.
- FIG. 5 shows the steps of an embodiment to deposit stop layers and other insulating layers.
- FIG. 6 is a representation of MTJ pillars taken from the center and edge of a wafer after processing with an embodiment.
- FIG. 7 depicts the improved TMR and Rlow properties of batches processed with an embodiment as compared to those processed without a CMP stop layer.
- FIG. 8A depicts the individual chips of FIG. 7 .
- FIG. 8B shows the good TMR and RH loops that resulted when a chip was processed using an embodiment of this patent.
- FIG. 8C shows the tight and well-separated Rlow and Rhigh values that resulted when a chip was processed using an embodiment of this patent.
- a method for manufacturing semiconductor devices that can be used when fabricating MRAM devices utilizing MTJs is disclosed herein.
- Each of the features and teachings disclosed herein can be utilized separately or in conjunction with other features and teachings. Representative examples utilizing many of these additional features and teachings, both separately and in combination, are described in further detail with reference to the attached drawings. This detailed description is merely intended to teach a person of skill in the art further details for practicing preferred aspects of the present teachings and is not intended to limit the scope of the claims. Therefore, combinations of features disclosed in the following detailed description may not be necessary to practice the teachings in the broadest sense, and are instead taught merely to describe particularly representative examples of the present teachings.
- Embodiments of this patent include all applications in electronics manufacturing for slowing the chemical mechanical polish process using a stop layer.
- the detailed description focuses on an embodiment applying this processing scheme to make improved MRAM arrays of MTJs for nonvolatile storage applications. This detailed description is provided to explain the process and is not intended to limit the scope of the claims.
- the embodiments use materials with both high and low chemical mechanical polishing (CMP) etch rates where the height of the low CMP etch rate material (LR-CMP material) in the valley adjacent to the MTJ pillar defines the CMP stop-height.
- CMP chemical mechanical polishing
- the embodiments also include CMP with an ion beam etching (IBE) step to expose the top of the MTJ pillar.
- CMP removes the material more quickly and if not done properly may create mechanical stress on the pillars, whereas IBE can be used in the final stages to remove the remaining material more gently to expose the top of the pillars.
- IBE ion beam etching
- Using the IBE process following the precisely controlled CMP step eliminates any mechanical stress associated with the CMP process that can affect the interfaces or even induce micro-delamination of the MTJ layers once CMP pads make contact to MTJ stack.
- the IBE process may also be used with its own stop layer that once exposed provides a clear signal to cease the IBE process.
- both a high CMP polish rate material (HR-CMP material) and a low CMP polish rate material (LR-CMP material) are deposited on an MTJ.
- the high CMP polish rate material may be SiOx (e.g., silicon dioxide) and the low CMP polish rate material may be SiNx (silicon nitride).
- the relative polish rate of the LR-CMP e.g., two nanometers per minute
- the HR-CMP e.g., seventy nanometers per minute
- the height of the LR-CMP material in the valley adjacent to the bump over the MTJ pillar is adjustable and allows a manufacturer to determine the point at which CMP may be terminated.
- the CMP process moves from the HR-CMP material to the LR-CMP material, the speed of the removal slows significantly and hence this feedback allows the CMP end point can be determined accurately.
- the height of the LR-CMP material may be very precisely determined because deposition techniques including physical vapor deposition (PVD), sputtering, and plasma-enhanced chemical vapor deposition (PECVD) allow very exact control of the thickness of the layers. Thus, the CMP process can be stopped at a precisely predetermined height.
- PVD physical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- the MTJ pillars are fabricated on a wafer and isolated, as will be discussed initially with reference to FIGS. 2A-2C .
- An MTJ can include a reference layer and a free layer, separated by a tunneling layer (an insulator), not shown in FIG. 2A .
- Other layers may be present as well (e.g., a polarizing layer, various capping layers, etc.).
- the fabrication and isolation of this embodiment is shown in a cross section of a single MTJ pillar in FIG. 2A .
- an MTJ pillar 200 is fabricated on an electrode, 204 , which sits on a wafer 202 .
- Electrode 204 will be deposited over most or all of wafer 202 . Note, however, that FIG. 2A only shows a single MTJ pillar 200 on a portion of electrode 204 , but it should be understood that electrode 204 extends further than shown. It should be understood that a wafer used to manufacture an MRAM device can have thousands or millions of such MTJ pillars.
- MTJ pillar 200 is isolated.
- a first isolating layer of SiOx or SiNx, 206 may be sputtered onto the MTJ pillar 200 and electrode 204 .
- the surface of the layers in FIG. 2A are comprised of several regions.
- the bump region 224 is situated generally horizontally over the MTJ pillar and contacts the top surface of the MTJ 200 .
- the side regions 220 and 222 are associated with the sides of MTJ pillar and contact the side surfaces of the MTJ pillar.
- the valley regions 216 and 218 are generally horizontal and extend above the electrode 204 and they include areas between the MTJ pillars 200 . While the figures and description show these regions as entirely horizontal or vertical, they often have curvature and angle that deviate from the horizontal and vertical. This is true of all such layers discussed in the specification or claims.
- An embodiment of the process described herein may use a plasma-enhanced chemical vapor deposition (PECVD) process to deposit second isolating layer of SiOx 208 over the first isolating layer 206 , the result of which is shown in FIG. 2B .
- the second isolating layer 208 also has a bump region 234 , which is associated with the top of the MTJ pillar and contacts the bump region of layer 206 .
- the second isolating layer has two side regions 230 and 232 that are associated with the sides of the MTJ pillars and contact the side regions of layer 206 .
- the second isolating layer also has two valley regions 226 and 228 that sit on top of the valley regions of the first isolating layer 206 .
- back electrode isolation is performed. This step isolates the MTJ stack layers by removing portions of electrode 204 in between MTJ pillars 200 .
- FIG. 2A shows electrode 204 and first isolating layer 206 extending across the wafer.
- each MTJ pillar 200 will be associated with a single electrode 204 , as seen in FIG. 2B .
- an embodiment of the process described herein deposits a third isolating layer and a fourth CMP stop layer after back electrode isolation.
- the embodiment of FIG. 2C fabricates MTJ pillar 200 onto an electrode 204 , which itself has been fabricated on wafer 202 .
- the embodiment uses a sputtering process to deposit a first isolating SiOx layer 206 over MTJ pillar 200 and electrode 204 .
- the embodiment uses a PECVD process to deposit a second isolating SiOx layer 208 over the first isolating SiOx layer 206 . While not shown separately in FIG.
- these layers still have bump regions ( 224 and 234 ), side regions ( 220 , 222 , 230 , and 232 ), and valley regions ( 216 , 218 , 226 , and 228 ) as were shown in FIGS. 2A and 2B .
- a PECVD process is used to deposit a third isolating layer of SiOx 210 to encapsulate the MTJ pillar 200 (and adjacent regions), as shown. This layer also includes a bump region, side regions, and valley regions (not outlined). Thereafter, a PVD or PECVD process is used to deposit a fourth CMP stop layer 212 .
- the fourth CMP stop layer includes a bump region 236 situated generally horizontally above the MTJ pillar and deposited over the top region of layer 210 , side regions 248 and 240 associated with the sides of the MTJ pillar and deposited over the side regions of layer 210 , and valley regions 242 and 244 deposited over the valley regions of layer 210 .
- the bump regions are a small fraction of the total wafer surface area and CMP rate is largely defined by the valley regions on the wafer.
- the fourth LR-CMP stop layer 212 may be made of SiNx, which is a LR-CMP insulator material. Because the fourth CMP stop layer 212 is a LR-CMP material, as the CMP polishing pad proceeds through the bump and side regions of the various layers, it encounters the valley portion of the LR-CMP stop layer ( 242 and 244 ), which slows the CMP process and thus allows the CMP process to be easily stopped. While the CMP process will encounter both LR-CMP and HR-CMP material in the bump and side portions, it will still be significantly slowed when it reaches the larger valley portions of the fourth LR-CMP stop layer ( 242 and 244 ).
- the surface of a wafer having MTJ pillars 200 formed thereon will have “bumps” formed across the wafer, with each bump corresponding to MTJ pillars 200 .
- These bumps may include the bump portions of the many layers, but may also include portions of the side and valley regions of certain layers.
- each MTJ pillar 200 must be exposed so that electrical connections can be made to such MTJ pillars 200 .
- a CMP process may be used to polish the wafer surface (comprising deposited layers), thereby removing the bumps exposing the top of each MTJ pillar 200 formed on the wafer. Alternatively, the CMP process may be stopped above the pillar. It shall be understood that an MTJ pillar is considered exposed when electrical connections can be made to the top of the pillars.
- the ratio of the thickness of the third insulating layer 210 of SiOx to the fourth CMP stop layer 212 of SiNx can be adjusted or it can all be SiNx, so long as there is a sufficiently thick SiNx (or other suitable low CMP polish rate material) to act as the fourth CMP stop layer after the CMP process encounters the valley portions of the fourth CMP stop layer ( 242 and 244 ).
- SiNx or other suitable low CMP polish rate material
- the fourth LR-CMP stop layer 212 of FIG. 2C can be covered by one or more insulating layers. This is illustrated in the embodiment of FIG. 3A .
- the embodiment fabricates the MTJ pillar 300 on an electrode 304 , which is fabricated on a wafer 302 .
- the embodiment may sputter a first isolating layer 306 of SiOx onto MTJ 300 .
- the embodiment may use PECVD to deposit a second isolating layer 308 of SiOx over the first isolating layer 306 .
- the embodiment may use PECVD to deposit a third insulating layer 310 of SiOx over the second isolating layer 308 .
- PVD may be used to deposit a fourth LR-CMP stop layer 312 of SiNx (a LR-CMP material) on top of the third isolating layer 310 , which is made of SiOx. Thereafter the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 314 of SiOx over the fourth LR-CMP stop layer 312 .
- FIG. 3A shows one fifth HR-CMP insulating layer 314 of SiOx deposited on top of the fourth LR-CMP stop layer 312 of SiNx, although it should be noted that additional layers can also be used.
- the first three isolating layers all include bump regions, side regions and valley regions as has been discussed (note that these regions are not labeled in FIG.
- the fourth LR-CMP stop layer has a bump region (not labeled), two side regions (not labeled), and two valley regions 318 and 320 shown with a dotted line.
- the fifth HR-CMP insulating layer 314 also has a bump region (not labeled), two side regions (not labeled), and two valley regions 322 and 324 .
- fourth LR-CMP stop layer 312 and fifth HR-CMP insulating layer 314 make it possible to stop the CMP process when the CMP polishing pad encounters the valley regions of the CMP stop layer 318 and 320 .
- the CMP process can polish through the bumps formed by the several layers over the MTJ pillars 300 . While polishing the bumps include polishing the bump regions of layers 314 , 312 , 310 , 308 , and 306 and portions of the side regions of layers 314 , 312 , 310 , and 308 , the operative transition occurs between the valley regions. When the CMP process completely removes the valley regions of the fifth HR-CMP layer 322 and 324 , it encounters the valley regions of the LR-CMP stop layer, 318 and 320 .
- the fifth HR-CMP layer 314 is made of SiOx, which for selective slurries polishes at approximately five times the rate of the LR-CMP layer 312 , which is made of SiNx.
- the CMP process slows significantly at the CMP-stop height 316 .
- the valley portions of LR-CMP stop layer 242 and 244 significantly slows the CMP process at the CMP-stop height 214 . CMP can then be ceased.
- the height of fifth CMP stop layers 214 and 314 can be varied through the deposition process and may be set to stop the CMP process above, or below the top of the MTJ pillar. If very gentle exposure is not needed, the CMP stop-height may be set below MTJ pillar height. Such may be appropriate when there is hard-mask at the top of the MTJ pillar 300 is thick enough to avoid damage to the pillars.
- the thickness/height of the fourth LR-CMP stop layers ( 212 and 312 ) can be deposited so that their valley portions ( 318 , 320 , 242 , 244 ) are higher than MTJ pillar height.
- the additional removal can be done using IBE or RIE.
- FIGS. 4A, 4B, and 4C show an exemplary embodiment that sets the CMP stop-height above the MTJ pillar height.
- FIG. 4A depicts the MTJ pillar 400 fabricated on an electrode 404 , which itself was fabricated on a wafer 402 .
- the process fabricates the MTJ pillar 400 on an electrode 404 , which is fabricated on a wafer 402 .
- the embodiment may sputter a first isolating layer 406 of SiOx onto MTJ 400 . Thereafter, the embodiment may use a PECVD process to deposit a second isolating layer 408 of SiOx over the first isolating layer 406 .
- the embodiment may use PECVD to deposit a third insolating layer 410 of SiOx over the second isolating layer 408 .
- PVD may be used to deposit a fourth LR-CMP stop layer 412 of SiNx on top of the third isolating SiOx layer 410 .
- All of the layers have bump, side and valley regions.
- the valley regions ( 418 and 420 ) of the fourth LR-CMP stop layer 412 are deposited to a CMP-stop height 416 that is above the top of the MTJ pillar 400 .
- the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 414 of SiOx over the fourth LR-CMP stop layer 412 .
- FIG. 4A shows one fifth HR-CMP insulating layer 414 of SiOx deposited on top of the fourth CMP stop layer 312 of SiNx, but additional layers can be used.
- first three isolating layers ( 406 , 408 , 410 ), and the HR-CMP insulating layer 414 need not be used for first three isolating layers ( 406 , 408 , 410 ), and the HR-CMP insulating layer 414 , provided that HR-CMP insulating layer 414 polishes at a high rate in comparison to the LR-CMP material in the LR-CMP stop layer 412 .
- FIG. 4B depicts the same MTJ pillar 400 after the CMP process occurred, which has removed much of the bump, and been stopped at the CMP-stop height 416 .
- material from the first HR-CMP isolating layer 406 remains on top of MTJ pillar 400 , which means that MTJ pillar 400 was not stressed by the CMP pad.
- FIG. 4C depicts the same MTJ pillar 400 after an IBE etch process has been performed, and exposes the top of the pillar.
- the IBE etch process directs ion beams at a substrate, which etches away the surface, including the bump region of the first HR-CMP isolation layer 406 which covers the top of MTJ pillar 400 . Because the ion beams used during the IBE etch process are directed at the semiconductor wafer, portions of other layers, including the second HR-CMP isolation layer 408 , the third HR-CMP isolation layer 410 and the LR-CMP stop layer 412 may also be etched away.
- the CMP process required to obtain a result similar to that represented in FIG. 4B may occur after approximately 2.5 minutes of total CMP (1 minute initial CMP and 1.5 minutes of additional CMP) and the additional etching required to obtain a result similar to that depicted in FIG. 4C may occur after IBE is performed at 2 times 562 s IBE etch at 20 degrees.
- Such timing depends substantially on the thickness of the respective layers, the equipment used, and the settings of said equipment.
- the IBE process can be made more robust by adding a thin layer of oxide, such as MgO (magnesium oxide) (not depicted), that can act as an IBE etch stop layer.
- MgO magnesium oxide
- the MgO allows the IBE process to stop quickly because once it is exposed, it provides a strong secondary ion mass spectroscopy (SIMS) signal, which may be used to stop the IBE process.
- SIMS secondary ion mass spectroscopy
- the very thin layer of MgO may be placed in the appropriate location using various deposition techniques.
- FIG. 5 is a flow chart depicting some process steps in an embodiment described herein. Other embodiments may omit many of these steps, may perform the steps in a different order, may introduce other intervening steps, and may use other materials and deposition processes.
- the embodiment fabricates the MTJ pillars on a CMOS wafer.
- CMOS wafer One potential process for manufacturing MTJ pillars on a semiconductor wafer is disclosed in U.S. Pat. No. 9,263,667, the entirety of which is incorporated herein by reference.
- the embodiment sputters a first isolating layer of SiOx (such as layers 206 , 306 , 406 ) onto the MTJs at step 502 .
- the embodiment uses a PECVD process to deposit a second isolating layer of SiOx (such as layers 208 , 208 , and 408 ).
- a back electrode isolation step 506 can then be performed.
- the embodiment uses PECVD to deposit a third isolating layer of SiOx (such as layers 210 , 310 , and 410 ).
- the embodiment can optionally deposit an IBE-etch stop layer of MgO at step 510 .
- the embodiment uses PVD to deposit the fourth LR-CMP stop layer (such as 212 , 312 , and 412 ).
- the embodiment uses PECVD to cover the fourth LR-CMP stop layer with a fifth HR-CMP layer (such as layers 314 , and 414 ).
- the wafer may be subjected to CMP and etching to expose the tops of the pillars.
- the embodiment starts one or more periods of CMP. As described above, the CMP process continues through the bump, side, and/or valley regions of various layers.
- the CMP process encounters the valley regions of the fourth LR-CMP stop layer (such as 242 , 244 , 318 , 320 , 418 , 420 ), and slows significantly.
- the embodiment stops CMP at the CMP-stop height (such as 214 , 316 , 416 ).
- the embodiment starts IBE process to remove the layers above the top of the MTJ pillar (such as the top region of layer 408 ).
- the IBE process exposes the thin layer of MgO at step 524 , which provides a strong spectroscopy signal SIMS.
- the embodiment stops the IBE process at step 526 .
- any remaining manufacturing steps required to manufacture a complete MRAM device including introducing electrodes that contact the top of each MTJ pillars (e.g. 200 , 300 , 400 ) can be performed.
- CMP end points are consistent across the wafer, which is illustrated in FIG. 6 .
- FIGS. 1A and 1B where the CMP end point caused pillars ranging from 51 nanometers at the center of a wafer to 17 nm at the edge
- the height of MTJ pillars 600 and 602 themselves were consistent.
- MTJ pillar 600 had a height 608 measuring 78.78 nanometers on one side and a height 610 measuring 75.54 nanometers on the opposite side.
- MTJ pillar 602 had a height 612 measuring 73.38 nanometers.
- processing a wafer having MTJ pillars fabricated thereon using the methods described herein result in MTJ pillar heights at the center of a wafer that are similar to MTJ pillar heights at the edge of the same wafer (approximately 73-78 nanometers in thickness). This is a significant improvement over other methods.
- a person having ordinary skill in the art will recognize that the methods described herein can be used to make shorter pillars, down to approximately 20 nanometers, due partially to the reduced hard-mask necessary at the top of the pillar from the precise control of the CMP stop layer and IBE control.
- the shorter pillars allow denser arrays for advanced MRAM applications.
- the disclosed embodiments produce improved pillar properties for MTJs used in MRAM arrays.
- Desirable properties for MRAM arrays include high tunnel magnetic resistance values (TMR). High TMR values result when MTJ pillars are well formed and functioning and allow the MTJ pillars to give clear resistance readout signals. Low resistances (Rlow), that are well-separated from the high resistance values (Rhigh) are also desirable because they give good readout signals that clearly separate when a cell is designated as a “1” or a “0” in the MRAM array. As discussed below, manufacturing an MRAM device using the embodiments described herein improve these values.
- FIG. 7 shows the results applicant obtained for four batches processed with and without the elements of the disclosed embodiments.
- TMR values are plotted on the Y-axis, and Rlows plotted on a logarithmic scale on the X-axis.
- batches 43 , and 44 were processed without the use of the disclosed CMP-stop layer embodiments, and Batches 55 , and 60 used the disclosed LR-CMP stop-layer.
- FIG. 8A depicts some of the chips that were aggregated to produce the data in Batch 60 from FIG. 7 .
- Each cell shows the data from particular chips on a section of the wafer from Batch 60 .
- good TMR values are observed in almost all of the MTJs.
- the circled chip 802 provides the data shown in the next figure, FIG. 8B .
- FIG. 8B shows the high TMR values and the RH (resistance vs. magnetic field) loops of the chip 802 .
- 94% of the devices have a high TMR and 90% have good RH loops.
- FIG. 8C shows Rlows and Rhighs from the same chip. These provide good signals and, as can be readily observed, provide a tight and well separated Rlow and Rhigh distributions that create very clear “1” and “0”s for an MRAM array. Thus, the embodiments result in a large number of improved properties for MRAM applications.
Abstract
Description
- This application is divisional of U.S. patent application Ser. No. 15/097,576, filed Apr. 13, 2016, now U.S. Pat. No. ______. This application also claims the benefit of Provisional Application No. 62/198,870, filed Jul. 30, 2015. Priority to this provisional application is expressly claimed, and the disclosure of the provisional application is hereby incorporated herein by reference in its entirety.
- This disclosure relates generally to the field of semiconductor manufacturing, and, more particularly, to the formation and/or exposure of semiconductor elements on wafers using chemical-mechanical polishing.
- The methods described in the embodiments may be used for the formation, isolation, and exposure of semiconductor elements on microchip wafers. In particular, the methods may be used for the isolation and exposure of magnetic tunnel junction (MTJ) pillar arrays.
- An MTJ is a semiconductor device that may be comprised of two ferromagnets separated by an insulator. In the context of a magnetoresistive random access memory (MRAM) device, an MTJ may comprise a free magnetic layer and a reference magnetic layer, each of which are separated by the insulator. Additional layers are used to create a memory cell such an MRAM device. An MTJ for an MRAM device may also include a hard-mask above the magnetic layers.
- MRAM is able to store information because the resistance of the MTJ pillar changes based the direction of the magnetization of the free layer. When the device writes information, the direction of magnetization can be switched to change the resistance of the MTJ pillar. The resulting resistance of the MTJ pillar is interpreted as a digital “1” or “0”.
- An example of a process for isolating, and then subsequently exposing MTJ pillars includes depositing a thick insulating layer to create bumps on the pillars and in valleys in the adjacent areas and then applying chemical mechanical polishing (“CMP”) and/or reactive-ion-etching (“RIE”) to remove the insulating layer until the top of the pillars are exposed.
- However, this process has several drawbacks. As the CMP process progresses through the insulating layer, which can be very thick (hundreds of nanometers), determining when to stop the CMP process is very difficult. If the CMP process progresses too far, it can damage the pillars. In addition, the lack of CMP uniformity across the wafers can be significant, which negatively impacts the pillar height and size control.
-
FIG. 1 A shows an example of awafer array 100 containing MTJ pillars atlocations FIG. 1B , shows an example of a test wafer with the cross-section heights of MTJ pillars located at 102, 104 and 106. Specifically, in one test wafer, the height of the center pillar at 102 was 51 nanometers, the middle pillar at 104 was 39 nanometers, while the edge pillar at 106 was only 17 nanometers. The non-uniform polishing creates resistance uniformity issues between pillars and can cause damage to the pillars if the CMP removal is extreme. Such pillar damage includes micro-delamination, microcracks, and the creation of shunts. - These drawbacks cause wide-ranging problems with the MRAM incorporating the MTJ pillars. Damage and non-uniformity result in problematic tunnel magnetorestistance (“TMR”) values, poor property control, and shunts. The inability to precisely stop the CMP process at the appropriate time prevents the use of the short pillars required for higher density arrays for MRAM. Alternative etching processes do not provide better control or across wafer uniformity.
- Thus, there is a need in the art for a manufacturing process that is capable of insulating and subsequently exposing semiconductor elements that is consistent across a wafer, provides consistently high TMR values for large readout signals, allows for higher area density, has little risk of damaging or creating problems in the pillars, and can be performed easily at low cost.
- A method manufacturing a semiconductor device described. In an embodiment, the method comprises fabricating a plurality of MTJ pillars on a wafer, each of the plurality of MTJ pillars having a top surface and a side surface, the top surface extending at an MTJ pillar height from the wafer. The embodiment also comprises depositing a first layer on the semiconductor wafer, where the first layer is comprised of a high chemical-mechanical polish (CMP) rate material. This results in the first layer covering the top surface and side surface of each of the plurality of MTJ pillars. The first layer forms a first layer bump portion over the top surface of each of the plurality of MTJ pillars, a first layer side surface portion over the side surface of each of the plurality of MTJ pillars, and a plurality of first layer valley portions in between the plurality of MTJ pillars. The embodiment also comprises depositing a second layer over the first layer, the second layer being comprised of a low CMP rate material. This results in a second layer bump portion covering the first layer bump portion, a second layer side portion covering the first layer side portion, and a plurality of second layer valley portions covering the plurality of first layer valley portions, thereby forming a plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars. The second layer having a thickness selected such that a top surface of the plurality of second layer valley portions are at a CMP stop height. The embodiment further comprises chemical-mechanical polishing the plurality of MTJ pillar bumps with a chemical-mechanical polisher. The embodiment further comprises detecting that the chemical-mechanical polisher has reached the top surface of second layer valley portion, and stopping the chemical-mechanical polishing step when the polisher has reached the top surface of the plurality of second layer valley portions such that the side surface of each of the plurality of MTJ pillars remains covered by the first layer and the second layer.
- In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the plurality of second layer valley portions are above the MTJ pillar height. In an embodiment, after stopping the chemical-mechanical polishing step, the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.
- In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the second layer valley portion is at the MTJ pillar height, thereby allowing exposure of top surfaces of the plurality of MTJ pillars.
- In an embodiment, each of the plurality of MTJ pillars includes a reference layer and a free layer separated by a tunneling layer, and a hard mask over the free layer. During the depositing of the second layer step, the second layer is deposited such that the top surface of second layer valley portion is above a bottom surface of the hard-mask layer of the MTJ pillar.
- In an embodiment, a third layer is deposited over the second layer. The third layer is comprised of high CMP rate material, such that a third layer bump portion covers each second layer bump portion, a third layer side portion covers each second layer side portion, and a plurality of third layer valley portions cover the plurality of second layer valley portions. In this embodiment, this forms the plurality of MTJ pillar bumps with additional height imparted by the third layer bump portion. Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars. Each of the plurality of MTJ pillar bumps comprising a third layer bump portion, a second layer bump portion and a first layer bump portion.
- In an embodiment, the first layer is an insulator material. In another embodiment, the insulator material is SiOx.
- In an embodiment, the second layer is an insulator material. In another embodiment, the insulator material is SiNx.
- In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the plurality of second layer valley portions is above the MTJ pillar height.
- In an embodiment, after stopping the chemical-mechanical polishing step, the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.
- In an embodiment, the method further comprises depositing an electrode layer prior to the fabricating a plurality of magnetic tunnel junction (MTJ) pillars on a wafer step.
- In another embodiment, a semiconductor device is disclosed, which comprises a semiconductor wafer. The device also comprises a plurality of MTJ pillars thereon, where each MTJ pillar comprises a plurality of layers and a hard-mask layer. The hard-mask layer has a bottom surface at a hard-mask bottom height. Each MTJ pillar has a top surface and a side surface. The top surface extends at an MTJ pillar height from the wafer. The top surface of each MTJ pillar is exposed for electrical connection. The device further comprises a semiconductor wafer with the plurality of MTJ pillars thereon having a plurality of valley portions between the plurality of MTJ pillars. The device further can have a first layer. The first layer is comprised of a high chemical-mechanical polish (CMP) rate material. The first layer comprising a side portion over the side surface of each of the plurality of MTJ pillars and a plurality of valley portions over the plurality of valley portions of the semiconductor wafer. The device can also comprise a second layer, where the second layer comprises a low chemical-mechanical polish (CMP) rate material. The second layer comprises a side portion over each side portion of the first layer and plurality of valley portions over the plurality of valley portions of the first layer. Each valley portion of the second layer has a top surface. The second layer has a thickness such that the top surface of a valley portion of the second layer has a height above the hard-mask bottom height.
- In an embodiment, the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height equal to the MTJ pillar height, thereby exposing top surfaces of the plurality of MTJ pillars.
- In another embodiment, the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height above the MTJ pillar height.
- In an embodiment, the first layer of the device is an insulator material. In an embodiment, the insulator material is SiOx.
- In embodiment, the second layer is an insulator material. In embodiment, the insulator material is SiNx.
- In an embodiment, the device comprises a third layer. The third layer is comprised of a high CMP rate material, and comprises a side portion over each side portion of the second layer and plurality of valley portions over the plurality of valley portions of the second layer.
- In another embodiment, a method for manufacturing a semiconductor device is disclosed. The method comprises fabricating plurality of MTJ pillars on a surface. The surface is on a semiconductor wafer. Each of the plurality of MTJ pillars has a top surface and a side surface, where the top surface extends at an MTJ pillar height from the surface. This embodiment of the method further comprises depositing a first layer. The first layer comprises a high chemical-mechanical polish (CMP) rate material, and covers the top surface of each of the plurality of MTJ pillars, the side surface of each of the plurality of MTJ pillars, and the surface. This embodiment of the method further comprises depositing a low chemical-mechanical polish (CMP) rate layer over the first layer, thereby forming a plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps corresponds to the top surface of each of the plurality of MTJ pillars. The low CMP rate layer further forms a low CMP rate layer valley surface between the plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps comprises portions of the first high CMP rate layer and the low CMP rate layer extending over the top surface of each of the plurality of MTJ pillars. The low CMP rate layer has a thickness selected such that the low CMP rate layer valley surface is at the MTJ pillar height. This embodiment of the method further comprises chemical-mechanical polishing of the semiconductor with a polishing pad to remove the plurality of MTJ pillar bumps. This embodiment of the method further comprises detecting that the polishing pad has reached the low CMP rate layer valley surface. This embodiment further comprises stopping the chemical-mechanical polishing step such that the top surface of each of the MTJ pillars is exposed while the side surface of each of the plurality of MTJ pillars remains covered by high CMP rate layer and the low CMP rate layer.
- In an embodiment, the first layer is an insulator material. In another embodiment, the insulator material is SiOx.
- In an embodiment, the low CMP rate layer is an insulator material. In another embodiment, the insulator material is SiNx.
- These and other objects, features, aspects, and advantages of the embodiments will become better understood with reference to the following description and accompanying drawings.
- The accompanying drawings, which are included as part of the present specification, illustrate the presently preferred embodiments and, together with the general description given above and the detailed description given below, serve to explain and teach the principles of the MTJ devices described herein.
-
FIG. 1A shows a view from the top of an MRAM wafer. -
FIG. 1B shows cross section heights of three pillars from the MRAM wafer ofFIG. 1A at the center, middle, and edge of the wafer that were produced without the methods of an embodiment of this patent. -
FIG. 2A shows a cross section of an MTJ pillar with a first isolating layer and the top, side and valley regions of the first isolating layer. -
FIG. 2B shows a cross section of an MTJ pillar under a first and a second isolating layer. -
FIG. 2C shows a cross section of an embodiment with three isolating layers and a low rate CMP stop-layer. -
FIG. 3A shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator. -
FIG. 3B shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator and the CMP stop height. -
FIG. 4A shows a cross section of an embodiment with an MTJ pillar under three isolating layers a fourth low rate CMP stop-layer, and a fifth high rate CMP layer at a time prior to when CMP polishing has been performed. -
FIG. 4B shows a cross section of the same MTJ pillar ofFIG. 4A , but after the CMP polishing has been stopped. -
FIG. 4C shows the cross section of the same MTJ pillar ofFIG. 4B , but after ion beam etching has been used to expose the top of the MTJ pillar. -
FIG. 5 shows the steps of an embodiment to deposit stop layers and other insulating layers. -
FIG. 6 is a representation of MTJ pillars taken from the center and edge of a wafer after processing with an embodiment. -
FIG. 7 depicts the improved TMR and Rlow properties of batches processed with an embodiment as compared to those processed without a CMP stop layer. -
FIG. 8A depicts the individual chips ofFIG. 7 . -
FIG. 8B shows the good TMR and RH loops that resulted when a chip was processed using an embodiment of this patent. -
FIG. 8C shows the tight and well-separated Rlow and Rhigh values that resulted when a chip was processed using an embodiment of this patent. - The figures are not necessarily drawn to scale and the elements of similar structures or functions are generally represented by like reference numerals for illustrative purposes throughout the figures. The figures are only intended to facilitate the description of the various embodiments described herein; the figures do not describe every aspect of the teachings disclosed herein and do not limit the scope of the claims.
- A method for manufacturing semiconductor devices that can be used when fabricating MRAM devices utilizing MTJs is disclosed herein. Each of the features and teachings disclosed herein can be utilized separately or in conjunction with other features and teachings. Representative examples utilizing many of these additional features and teachings, both separately and in combination, are described in further detail with reference to the attached drawings. This detailed description is merely intended to teach a person of skill in the art further details for practicing preferred aspects of the present teachings and is not intended to limit the scope of the claims. Therefore, combinations of features disclosed in the following detailed description may not be necessary to practice the teachings in the broadest sense, and are instead taught merely to describe particularly representative examples of the present teachings.
- In the following description, for purposes of explanation only, specific nomenclature is set forth to provide a thorough understanding of the MTJ memory device and the method for manufacturing the same as described herein. The various features of the representative examples and the dependent claims may be combined in ways that are not specifically and explicitly enumerated in order to provide additional useful embodiments of the present teachings. It is also expressly noted that all value ranges or indications of groups of entities disclose every possible intermediate value or intermediate entity for the purpose of original disclosure, as well as for the purpose of restricting the claimed subject matter. It is also expressly noted that the dimensions and the shapes of the components shown in the figures are designed to help to understand how the present teachings are practiced, but not intended to limit the dimensions and the shapes shown in the examples.
- Embodiments of this patent include all applications in electronics manufacturing for slowing the chemical mechanical polish process using a stop layer. The detailed description, however, focuses on an embodiment applying this processing scheme to make improved MRAM arrays of MTJs for nonvolatile storage applications. This detailed description is provided to explain the process and is not intended to limit the scope of the claims.
- The embodiments use materials with both high and low chemical mechanical polishing (CMP) etch rates where the height of the low CMP etch rate material (LR-CMP material) in the valley adjacent to the MTJ pillar defines the CMP stop-height.
- The embodiments also include CMP with an ion beam etching (IBE) step to expose the top of the MTJ pillar. CMP removes the material more quickly and if not done properly may create mechanical stress on the pillars, whereas IBE can be used in the final stages to remove the remaining material more gently to expose the top of the pillars. Using the IBE process following the precisely controlled CMP step eliminates any mechanical stress associated with the CMP process that can affect the interfaces or even induce micro-delamination of the MTJ layers once CMP pads make contact to MTJ stack. The IBE process may also be used with its own stop layer that once exposed provides a clear signal to cease the IBE process.
- In one embodiment, both a high CMP polish rate material (HR-CMP material) and a low CMP polish rate material (LR-CMP material) are deposited on an MTJ. The high CMP polish rate material may be SiOx (e.g., silicon dioxide) and the low CMP polish rate material may be SiNx (silicon nitride). Note that there does not have to be a particular polish rate associated with either a HR-CMP material or LR-CMP material. Rather, it is the relative polish rate of the LR-CMP (e.g., two nanometers per minute) material compared to the HR-CMP (e.g., seventy nanometers per minute) material that define a LR-CMP material and HR-CMP material. While the disclosure below focuses on the CMP process, it should be understood that CMP process can be followed by reactive ion etching (RIE) and IBE.
- The height of the LR-CMP material in the valley adjacent to the bump over the MTJ pillar is adjustable and allows a manufacturer to determine the point at which CMP may be terminated. When the CMP process moves from the HR-CMP material to the LR-CMP material, the speed of the removal slows significantly and hence this feedback allows the CMP end point can be determined accurately.
- The height of the LR-CMP material may be very precisely determined because deposition techniques including physical vapor deposition (PVD), sputtering, and plasma-enhanced chemical vapor deposition (PECVD) allow very exact control of the thickness of the layers. Thus, the CMP process can be stopped at a precisely predetermined height.
- In an embodiment of the methods described herein, the MTJ pillars are fabricated on a wafer and isolated, as will be discussed initially with reference to
FIGS. 2A-2C . An MTJ can include a reference layer and a free layer, separated by a tunneling layer (an insulator), not shown inFIG. 2A . Other layers may be present as well (e.g., a polarizing layer, various capping layers, etc.). The fabrication and isolation of this embodiment is shown in a cross section of a single MTJ pillar inFIG. 2A . InFIG. 2A , anMTJ pillar 200 is fabricated on an electrode, 204, which sits on awafer 202.Electrode 204 will be deposited over most or all ofwafer 202. Note, however, thatFIG. 2A only shows asingle MTJ pillar 200 on a portion ofelectrode 204, but it should be understood thatelectrode 204 extends further than shown. It should be understood that a wafer used to manufacture an MRAM device can have thousands or millions of such MTJ pillars. - After fabricating
MTJ pillar 200,MTJ pillar 200 is isolated. In the embodiment ofFIG. 2A , a first isolating layer of SiOx or SiNx, 206 may be sputtered onto theMTJ pillar 200 andelectrode 204. The surface of the layers inFIG. 2A are comprised of several regions. Thebump region 224 is situated generally horizontally over the MTJ pillar and contacts the top surface of theMTJ 200. Theside regions valley regions electrode 204 and they include areas between theMTJ pillars 200. While the figures and description show these regions as entirely horizontal or vertical, they often have curvature and angle that deviate from the horizontal and vertical. This is true of all such layers discussed in the specification or claims. - An embodiment of the process described herein may use a plasma-enhanced chemical vapor deposition (PECVD) process to deposit second isolating layer of
SiOx 208 over the first isolatinglayer 206, the result of which is shown inFIG. 2B . The second isolatinglayer 208 also has abump region 234, which is associated with the top of the MTJ pillar and contacts the bump region oflayer 206. The second isolating layer has twoside regions layer 206. The second isolating layer also has twovalley regions layer 206. After the second isolating layer ofSiOx 208 is deposited, back electrode isolation is performed. This step isolates the MTJ stack layers by removing portions ofelectrode 204 in betweenMTJ pillars 200. Thus, for example,FIG. 2A showselectrode 204 and first isolatinglayer 206 extending across the wafer. After back electrode isolation, eachMTJ pillar 200 will be associated with asingle electrode 204, as seen inFIG. 2B . - As will now be discussed with reference to
FIG. 2C , an embodiment of the process described herein deposits a third isolating layer and a fourth CMP stop layer after back electrode isolation. Specifically, just as inFIG. 2B , the embodiment ofFIG. 2C fabricatesMTJ pillar 200 onto anelectrode 204, which itself has been fabricated onwafer 202. The embodiment uses a sputtering process to deposit a first isolatingSiOx layer 206 overMTJ pillar 200 andelectrode 204. Then the embodiment uses a PECVD process to deposit a second isolatingSiOx layer 208 over the first isolatingSiOx layer 206. While not shown separately inFIG. 2C , these layers still have bump regions (224 and 234), side regions (220, 222, 230, and 232), and valley regions (216, 218, 226, and 228) as were shown inFIGS. 2A and 2B . - After the back electrode isolation process is completed, a PECVD process is used to deposit a third isolating layer of
SiOx 210 to encapsulate the MTJ pillar 200 (and adjacent regions), as shown. This layer also includes a bump region, side regions, and valley regions (not outlined). Thereafter, a PVD or PECVD process is used to deposit a fourthCMP stop layer 212. Like the first, second, and third isolating layers, the fourth CMP stop layer includes abump region 236 situated generally horizontally above the MTJ pillar and deposited over the top region oflayer 210,side regions 248 and 240 associated with the sides of the MTJ pillar and deposited over the side regions oflayer 210, andvalley regions layer 210. The bump regions are a small fraction of the total wafer surface area and CMP rate is largely defined by the valley regions on the wafer. - The fourth LR-
CMP stop layer 212 may be made of SiNx, which is a LR-CMP insulator material. Because the fourthCMP stop layer 212 is a LR-CMP material, as the CMP polishing pad proceeds through the bump and side regions of the various layers, it encounters the valley portion of the LR-CMP stop layer (242 and 244), which slows the CMP process and thus allows the CMP process to be easily stopped. While the CMP process will encounter both LR-CMP and HR-CMP material in the bump and side portions, it will still be significantly slowed when it reaches the larger valley portions of the fourth LR-CMP stop layer (242 and 244). - Note that the surface of a wafer having
MTJ pillars 200 formed thereon will have “bumps” formed across the wafer, with each bump corresponding toMTJ pillars 200. These bumps may include the bump portions of the many layers, but may also include portions of the side and valley regions of certain layers. - The top of
MTJ pillars 200 must be exposed so that further processing steps can be performed to connect MTJ pillars to other contacts. In other words, eachMTJ pillar 200 must be exposed so that electrical connections can be made tosuch MTJ pillars 200. A CMP process may be used to polish the wafer surface (comprising deposited layers), thereby removing the bumps exposing the top of eachMTJ pillar 200 formed on the wafer. Alternatively, the CMP process may be stopped above the pillar. It shall be understood that an MTJ pillar is considered exposed when electrical connections can be made to the top of the pillars. - The ratio of the thickness of the third insulating
layer 210 of SiOx to the fourthCMP stop layer 212 of SiNx can be adjusted or it can all be SiNx, so long as there is a sufficiently thick SiNx (or other suitable low CMP polish rate material) to act as the fourth CMP stop layer after the CMP process encounters the valley portions of the fourth CMP stop layer (242 and 244). A person having ordinary skill in the art will recognize that any appropriate manner of deposition of the layers may be used and the order of the deposition, the particular layers required, and the materials used, may be varied. A person of skill will further recognize that three isolating layers prior to the deposition of the fourth LR-CMP stop layer are not required. - In certain embodiments, the fourth LR-
CMP stop layer 212 ofFIG. 2C can be covered by one or more insulating layers. This is illustrated in the embodiment ofFIG. 3A . The embodiment fabricates theMTJ pillar 300 on anelectrode 304, which is fabricated on awafer 302. The embodiment may sputter a first isolatinglayer 306 of SiOx ontoMTJ 300. Thereafter, the embodiment may use PECVD to deposit a second isolatinglayer 308 of SiOx over the first isolatinglayer 306. Then, the embodiment may use PECVD to deposit a thirdinsulating layer 310 of SiOx over the second isolatinglayer 308. Next, PVD may be used to deposit a fourth LR-CMP stop layer 312 of SiNx (a LR-CMP material) on top of the third isolatinglayer 310, which is made of SiOx. Thereafter the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 314 of SiOx over the fourth LR-CMP stop layer 312.FIG. 3A shows one fifth HR-CMP insulating layer 314 of SiOx deposited on top of the fourth LR-CMP stop layer 312 of SiNx, although it should be noted that additional layers can also be used. The first three isolating layers all include bump regions, side regions and valley regions as has been discussed (note that these regions are not labeled inFIG. 3A but are present). The fourth LR-CMP stop layer has a bump region (not labeled), two side regions (not labeled), and twovalley regions CMP insulating layer 314 also has a bump region (not labeled), two side regions (not labeled), and twovalley regions - As will now be discussed, fourth LR-
CMP stop layer 312 and fifth HR-CMP insulating layer 314 make it possible to stop the CMP process when the CMP polishing pad encounters the valley regions of theCMP stop layer MTJ pillar 300 so that a contact can be added but also allows theMTJ pillars 300 on the wafer to have consistent height across the wafer. - As shown in
FIG. 3B , after all layers have been deposited, the CMP process can polish through the bumps formed by the several layers over theMTJ pillars 300. While polishing the bumps include polishing the bump regions oflayers layers CMP layer height 316. In this embodiment, the fifth HR-CMP layer 314 is made of SiOx, which for selective slurries polishes at approximately five times the rate of the LR-CMP layer 312, which is made of SiNx. Thus, once the CMP polishing pad reaches thevalley regions CMP layer 312, the polish rate drops significantly. The reduced polish rate indicates that CMP can be stopped. - In the embodiment in
FIG. 3B , the CMP process slows significantly at the CMP-stop height 316. For the embodiment inFIG. 2C , the valley portions of LR-CMP stop layer stop height 214. CMP can then be ceased. - The height of fifth CMP stop layers 214 and 314 can be varied through the deposition process and may be set to stop the CMP process above, or below the top of the MTJ pillar. If very gentle exposure is not needed, the CMP stop-height may be set below MTJ pillar height. Such may be appropriate when there is hard-mask at the top of the
MTJ pillar 300 is thick enough to avoid damage to the pillars. - If a gentle pillar exposure is needed and one cannot afford to stress the MTJ stack (200, 300) with CMP, then the thickness/height of the fourth LR-CMP stop layers (212 and 312) can be deposited so that their valley portions (318, 320, 242, 244) are higher than MTJ pillar height. Once CMP is completed, the additional removal can be done using IBE or RIE.
-
FIGS. 4A, 4B, and 4C show an exemplary embodiment that sets the CMP stop-height above the MTJ pillar height.FIG. 4A depicts theMTJ pillar 400 fabricated on anelectrode 404, which itself was fabricated on awafer 402. In this embodiment, the process fabricates theMTJ pillar 400 on anelectrode 404, which is fabricated on awafer 402. The embodiment may sputter a first isolatinglayer 406 of SiOx ontoMTJ 400. Thereafter, the embodiment may use a PECVD process to deposit a second isolatinglayer 408 of SiOx over the first isolatinglayer 406. Then, the embodiment may use PECVD to deposit athird insolating layer 410 of SiOx over the second isolatinglayer 408. Next, PVD may be used to deposit a fourth LR-CMP stop layer 412 of SiNx on top of the third isolatingSiOx layer 410. - All of the layers have bump, side and valley regions. Of note is that the valley regions (418 and 420) of the fourth LR-
CMP stop layer 412 are deposited to a CMP-stop height 416 that is above the top of theMTJ pillar 400. Thereafter the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 414 of SiOx over the fourth LR-CMP stop layer 412.FIG. 4A shows one fifth HR-CMP insulating layer 414 of SiOx deposited on top of the fourthCMP stop layer 312 of SiNx, but additional layers can be used. The same material need not be used for first three isolating layers (406, 408, 410), and the HR-CMP insulating layer 414, provided that HR-CMP insulating layer 414 polishes at a high rate in comparison to the LR-CMP material in the LR-CMP stop layer 412. -
FIG. 4B depicts thesame MTJ pillar 400 after the CMP process occurred, which has removed much of the bump, and been stopped at the CMP-stop height 416. In this embodiment, material from the first HR-CMP isolating layer 406 remains on top ofMTJ pillar 400, which means thatMTJ pillar 400 was not stressed by the CMP pad. - In this embodiment, however, because the portion of the first isolating
layer 406 still coversMTJ pillar 400, another removal process needs to be performed to exposeMTJ pillar 400. To exposeMTJ pillar 400, additional removal may be done using a gentle IBE or RIE process. -
FIG. 4C depicts thesame MTJ pillar 400 after an IBE etch process has been performed, and exposes the top of the pillar. The IBE etch process directs ion beams at a substrate, which etches away the surface, including the bump region of the first HR-CMP isolation layer 406 which covers the top ofMTJ pillar 400. Because the ion beams used during the IBE etch process are directed at the semiconductor wafer, portions of other layers, including the second HR-CMP isolation layer 408, the third HR-CMP isolation layer 410 and the LR-CMP stop layer 412 may also be etched away. - In tests, the CMP process required to obtain a result similar to that represented in
FIG. 4B may occur after approximately 2.5 minutes of total CMP (1 minute initial CMP and 1.5 minutes of additional CMP) and the additional etching required to obtain a result similar to that depicted inFIG. 4C may occur after IBE is performed at 2 times 562 s IBE etch at 20 degrees. Such timing depends substantially on the thickness of the respective layers, the equipment used, and the settings of said equipment. - The IBE process can be made more robust by adding a thin layer of oxide, such as MgO (magnesium oxide) (not depicted), that can act as an IBE etch stop layer. The MgO allows the IBE process to stop quickly because once it is exposed, it provides a strong secondary ion mass spectroscopy (SIMS) signal, which may be used to stop the IBE process. The very thin layer of MgO may be placed in the appropriate location using various deposition techniques.
-
FIG. 5 is a flow chart depicting some process steps in an embodiment described herein. Other embodiments may omit many of these steps, may perform the steps in a different order, may introduce other intervening steps, and may use other materials and deposition processes. Atstep 500, the embodiment fabricates the MTJ pillars on a CMOS wafer. One potential process for manufacturing MTJ pillars on a semiconductor wafer is disclosed in U.S. Pat. No. 9,263,667, the entirety of which is incorporated herein by reference. After MTJ pillars are fabricated in 500, the embodiment sputters a first isolating layer of SiOx (such aslayers step 502. Atstep 504, the embodiment uses a PECVD process to deposit a second isolating layer of SiOx (such aslayers electrode isolation step 506 can then be performed. Thereafter, atstep 508, the embodiment uses PECVD to deposit a third isolating layer of SiOx (such aslayers step 510. Then, atstep 512, the embodiment uses PVD to deposit the fourth LR-CMP stop layer (such as 212, 312, and 412). Instep 516, the embodiment uses PECVD to cover the fourth LR-CMP stop layer with a fifth HR-CMP layer (such aslayers 314, and 414). - Once these layers have been deposited and prepared, the wafer may be subjected to CMP and etching to expose the tops of the pillars. At
step 516, the embodiment starts one or more periods of CMP. As described above, the CMP process continues through the bump, side, and/or valley regions of various layers. Atstep 518, the CMP process encounters the valley regions of the fourth LR-CMP stop layer (such as 242, 244, 318, 320, 418, 420), and slows significantly. In response to the slowed CMP progress, atstep 520, the embodiment stops CMP at the CMP-stop height (such as 214, 316, 416). At step, 522, the embodiment starts IBE process to remove the layers above the top of the MTJ pillar (such as the top region of layer 408). At the desired height below the top of the pillar, the IBE process exposes the thin layer of MgO atstep 524, which provides a strong spectroscopy signal SIMS. In response to that signal, the embodiment stops the IBE process atstep 526. Thereafter, any remaining manufacturing steps required to manufacture a complete MRAM device, including introducing electrodes that contact the top of each MTJ pillars (e.g. 200, 300, 400) can be performed. - By using a disclosed embodiment, numerous advantages are achieved. Using the embodiments in this application has been shown to result in improved resistance * area (RA) of the MTJ's, improved TMR values (allowing large readout signals), tighter property control as well as reduce exposure to possible shunts. These properties allow the use of this method for wafers with high areal density and smaller MTJ pillars. The described embodiments allow a uniform CMP process across the large area wafers (e.g., 200 or 300 mm), which is beneficial to manufacturing MRAM arrays on CMOS wafers.
- For example, using the embodiments described herein, CMP end points are consistent across the wafer, which is illustrated in
FIG. 6 . For example, in contrast toFIGS. 1A and 1B where the CMP end point caused pillars ranging from 51 nanometers at the center of a wafer to 17 nm at the edge, applicants achieved aCMP stop height 604 of 83.10 nm for anMTJ pillar 600 at the center of the wafer and a CMP stop height 606 of 83.10 nm for anMTJ 602 at the edge of the wafer. In addition to consistency of the CMP stopheights 604 and 606, the height ofMTJ pillars MTJ pillar 600 had aheight 608 measuring 78.78 nanometers on one side and aheight 610 measuring 75.54 nanometers on the opposite side. Similarly,MTJ pillar 602 had aheight 612 measuring 73.38 nanometers. - As confirmed by these measurements, processing a wafer having MTJ pillars fabricated thereon using the methods described herein result in MTJ pillar heights at the center of a wafer that are similar to MTJ pillar heights at the edge of the same wafer (approximately 73-78 nanometers in thickness). This is a significant improvement over other methods. A person having ordinary skill in the art will recognize that the methods described herein can be used to make shorter pillars, down to approximately 20 nanometers, due partially to the reduced hard-mask necessary at the top of the pillar from the precise control of the CMP stop layer and IBE control. The shorter pillars allow denser arrays for advanced MRAM applications.
- In addition to improvements in pillar size and CMP stop locations, the disclosed embodiments produce improved pillar properties for MTJs used in MRAM arrays. Desirable properties for MRAM arrays include high tunnel magnetic resistance values (TMR). High TMR values result when MTJ pillars are well formed and functioning and allow the MTJ pillars to give clear resistance readout signals. Low resistances (Rlow), that are well-separated from the high resistance values (Rhigh) are also desirable because they give good readout signals that clearly separate when a cell is designated as a “1” or a “0” in the MRAM array. As discussed below, manufacturing an MRAM device using the embodiments described herein improve these values.
-
FIG. 7 shows the results applicant obtained for four batches processed with and without the elements of the disclosed embodiments. TMR values are plotted on the Y-axis, and Rlows plotted on a logarithmic scale on the X-axis. - Generally,
batches Batches - As seen in
FIG. 7 , use of the LR-CMP stop layer significantly improved the TMR values for the MTJs, provided higher yield, and resulted in more pillars with acceptable Rlow and TMR values. -
FIG. 8A depicts some of the chips that were aggregated to produce the data inBatch 60 fromFIG. 7 . Each cell shows the data from particular chips on a section of the wafer fromBatch 60. As can be observed, good TMR values are observed in almost all of the MTJs. The circledchip 802, provides the data shown in the next figure,FIG. 8B . -
FIG. 8B shows the high TMR values and the RH (resistance vs. magnetic field) loops of thechip 802. In this instance 94% of the devices have a high TMR and 90% have good RH loops. -
FIG. 8C shows Rlows and Rhighs from the same chip. These provide good signals and, as can be readily observed, provide a tight and well separated Rlow and Rhigh distributions that create very clear “1” and “0”s for an MRAM array. Thus, the embodiments result in a large number of improved properties for MRAM applications. - A person of skill will understand that the above disclosure maps only particular embodiments. It should be further understood that intervening layers can occur even when one layer is described as having been placed over, is covering, or is on top of another layer. That understanding applies to the claims. It should be further understood that polishing may in some embodiments comprise etching processes. It should further be understood that while the MTJ pillars have been depicted in two-dimensional cross sections, they are three dimensional objects and the layers discussed may cover the three dimensional top, all sides, and all surrounding valley portions of the MTJ pillars.
- The above description and drawings are only to be considered illustrative of specific embodiments, which achieve the features and advantages described herein. Modifications and substitutions to specific process conditions can be made. Accordingly, the embodiments in this patent document are not considered as being limited by the foregoing description and drawings.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/674,620 US10777736B2 (en) | 2015-07-30 | 2017-08-11 | Polishing stop layer(s) for processing arrays of semiconductor elements |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562198870P | 2015-07-30 | 2015-07-30 | |
US15/097,576 US9773974B2 (en) | 2015-07-30 | 2016-04-13 | Polishing stop layer(s) for processing arrays of semiconductor elements |
US15/674,620 US10777736B2 (en) | 2015-07-30 | 2017-08-11 | Polishing stop layer(s) for processing arrays of semiconductor elements |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/097,576 Division US9773974B2 (en) | 2015-07-30 | 2016-04-13 | Polishing stop layer(s) for processing arrays of semiconductor elements |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170346002A1 true US20170346002A1 (en) | 2017-11-30 |
US10777736B2 US10777736B2 (en) | 2020-09-15 |
Family
ID=57883324
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/097,576 Active - Reinstated US9773974B2 (en) | 2015-07-30 | 2016-04-13 | Polishing stop layer(s) for processing arrays of semiconductor elements |
US15/674,620 Active US10777736B2 (en) | 2015-07-30 | 2017-08-11 | Polishing stop layer(s) for processing arrays of semiconductor elements |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/097,576 Active - Reinstated US9773974B2 (en) | 2015-07-30 | 2016-04-13 | Polishing stop layer(s) for processing arrays of semiconductor elements |
Country Status (5)
Country | Link |
---|---|
US (2) | US9773974B2 (en) |
JP (1) | JP2018527747A (en) |
KR (1) | KR102500584B1 (en) |
CN (1) | CN107851712B (en) |
WO (1) | WO2017019134A1 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10026892B2 (en) | 2015-06-16 | 2018-07-17 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US10032978B1 (en) | 2017-06-27 | 2018-07-24 | Spin Transfer Technologies, Inc. | MRAM with reduced stray magnetic fields |
US10141499B1 (en) | 2017-12-30 | 2018-11-27 | Spin Transfer Technologies, Inc. | Perpendicular magnetic tunnel junction device with offset precessional spin current layer |
US10147872B2 (en) | 2015-04-21 | 2018-12-04 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US10199083B1 (en) | 2017-12-29 | 2019-02-05 | Spin Transfer Technologies, Inc. | Three-terminal MRAM with ac write-assist for low read disturb |
US10229724B1 (en) | 2017-12-30 | 2019-03-12 | Spin Memory, Inc. | Microwave write-assist in series-interconnected orthogonal STT-MRAM devices |
US10236048B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | AC current write-assist in orthogonal STT-MRAM |
US10236439B1 (en) | 2017-12-30 | 2019-03-19 | Spin Memory, Inc. | Switching and stability control for perpendicular magnetic tunnel junction device |
US10236047B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM |
US10255962B1 (en) | 2017-12-30 | 2019-04-09 | Spin Memory, Inc. | Microwave write-assist in orthogonal STT-MRAM |
US10270027B1 (en) | 2017-12-29 | 2019-04-23 | Spin Memory, Inc. | Self-generating AC current assist in orthogonal STT-MRAM |
US10319900B1 (en) | 2017-12-30 | 2019-06-11 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density |
US10339993B1 (en) | 2017-12-30 | 2019-07-02 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching |
US10360961B1 (en) | 2017-12-29 | 2019-07-23 | Spin Memory, Inc. | AC current pre-charge write-assist in orthogonal STT-MRAM |
US10381553B2 (en) | 2016-01-28 | 2019-08-13 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US10468588B2 (en) | 2018-01-05 | 2019-11-05 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US10580827B1 (en) | 2018-11-16 | 2020-03-03 | Spin Memory, Inc. | Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9773974B2 (en) | 2015-07-30 | 2017-09-26 | Spin Transfer Technologies, Inc. | Polishing stop layer(s) for processing arrays of semiconductor elements |
US10163479B2 (en) | 2015-08-14 | 2018-12-25 | Spin Transfer Technologies, Inc. | Method and apparatus for bipolar memory write-verify |
US10437491B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register |
US10460781B2 (en) | 2016-09-27 | 2019-10-29 | Spin Memory, Inc. | Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank |
US10818331B2 (en) | 2016-09-27 | 2020-10-27 | Spin Memory, Inc. | Multi-chip module for MRAM devices with levels of dynamic redundancy registers |
US10360964B2 (en) | 2016-09-27 | 2019-07-23 | Spin Memory, Inc. | Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device |
US10991410B2 (en) | 2016-09-27 | 2021-04-27 | Spin Memory, Inc. | Bi-polar write scheme |
US10437723B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device |
US10546625B2 (en) | 2016-09-27 | 2020-01-28 | Spin Memory, Inc. | Method of optimizing write voltage based on error buffer occupancy |
US10366774B2 (en) | 2016-09-27 | 2019-07-30 | Spin Memory, Inc. | Device with dynamic redundancy registers |
US10446210B2 (en) | 2016-09-27 | 2019-10-15 | Spin Memory, Inc. | Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers |
US10481976B2 (en) | 2017-10-24 | 2019-11-19 | Spin Memory, Inc. | Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers |
US10529439B2 (en) | 2017-10-24 | 2020-01-07 | Spin Memory, Inc. | On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects |
US10656994B2 (en) | 2017-10-24 | 2020-05-19 | Spin Memory, Inc. | Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques |
US10489245B2 (en) | 2017-10-24 | 2019-11-26 | Spin Memory, Inc. | Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them |
WO2019116654A1 (en) * | 2017-12-13 | 2019-06-20 | ソニー株式会社 | Method for manufacturing light-emitting module, light-emitting module, and device |
US10424726B2 (en) | 2017-12-28 | 2019-09-24 | Spin Memory, Inc. | Process for improving photoresist pillar adhesion during MRAM fabrication |
US10811594B2 (en) | 2017-12-28 | 2020-10-20 | Spin Memory, Inc. | Process for hard mask development for MRAM pillar formation using photolithography |
US10395712B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Memory array with horizontal source line and sacrificial bitline per virtual source |
US10891997B2 (en) | 2017-12-28 | 2021-01-12 | Spin Memory, Inc. | Memory array with horizontal source line and a virtual source line |
US10360962B1 (en) | 2017-12-28 | 2019-07-23 | Spin Memory, Inc. | Memory array with individually trimmable sense amplifiers |
US10395711B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Perpendicular source and bit lines for an MRAM array |
US10784439B2 (en) | 2017-12-29 | 2020-09-22 | Spin Memory, Inc. | Precessional spin current magnetic tunnel junction devices and methods of manufacture |
US10840439B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Magnetic tunnel junction (MTJ) fabrication methods and systems |
US10546624B2 (en) | 2017-12-29 | 2020-01-28 | Spin Memory, Inc. | Multi-port random access memory |
US10886330B2 (en) | 2017-12-29 | 2021-01-05 | Spin Memory, Inc. | Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch |
US10424723B2 (en) | 2017-12-29 | 2019-09-24 | Spin Memory, Inc. | Magnetic tunnel junction devices including an optimization layer |
US10840436B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture |
US10367139B2 (en) | 2017-12-29 | 2019-07-30 | Spin Memory, Inc. | Methods of manufacturing magnetic tunnel junction devices |
US10438996B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Methods of fabricating magnetic tunnel junctions integrated with selectors |
US10438995B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Devices including magnetic tunnel junctions integrated with selectors |
US10446744B2 (en) | 2018-03-08 | 2019-10-15 | Spin Memory, Inc. | Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same |
US11107974B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer |
US11107978B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US10529915B2 (en) | 2018-03-23 | 2020-01-07 | Spin Memory, Inc. | Bit line structures for three-dimensional arrays with magnetic tunnel junction devices including an annular free magnetic layer and a planar reference magnetic layer |
US10784437B2 (en) | 2018-03-23 | 2020-09-22 | Spin Memory, Inc. | Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US10411185B1 (en) | 2018-05-30 | 2019-09-10 | Spin Memory, Inc. | Process for creating a high density magnetic tunnel junction array test platform |
US10680169B2 (en) | 2018-06-13 | 2020-06-09 | International Business Machines Corporation | Multilayer hardmask for high performance MRAM devices |
US10600478B2 (en) | 2018-07-06 | 2020-03-24 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10559338B2 (en) | 2018-07-06 | 2020-02-11 | Spin Memory, Inc. | Multi-bit cell read-out techniques |
US10692569B2 (en) | 2018-07-06 | 2020-06-23 | Spin Memory, Inc. | Read-out techniques for multi-bit cells |
US10593396B2 (en) | 2018-07-06 | 2020-03-17 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10650875B2 (en) | 2018-08-21 | 2020-05-12 | Spin Memory, Inc. | System for a wide temperature range nonvolatile memory |
US10699761B2 (en) | 2018-09-18 | 2020-06-30 | Spin Memory, Inc. | Word line decoder memory architecture |
US10971680B2 (en) | 2018-10-01 | 2021-04-06 | Spin Memory, Inc. | Multi terminal device stack formation methods |
US11621293B2 (en) | 2018-10-01 | 2023-04-04 | Integrated Silicon Solution, (Cayman) Inc. | Multi terminal device stack systems and methods |
US10672611B2 (en) | 2018-10-19 | 2020-06-02 | International Business Machines Corporation | Hardmask stress, grain, and structure engineering for advanced memory applications |
US10714681B2 (en) | 2018-10-19 | 2020-07-14 | International Business Machines Corporation | Embedded magnetic tunnel junction pillar having reduced height and uniform contact area |
CN111162164B (en) * | 2018-11-08 | 2023-06-13 | 江苏鲁汶仪器股份有限公司 | Manufacturing method of semiconductor device |
US11031250B2 (en) | 2018-11-29 | 2021-06-08 | International Business Machines Corporation | Semiconductor structures of more uniform thickness |
US11107979B2 (en) | 2018-12-28 | 2021-08-31 | Spin Memory, Inc. | Patterned silicide structures and methods of manufacture |
CN111816764A (en) * | 2019-04-11 | 2020-10-23 | 上海磁宇信息科技有限公司 | Method for preparing magnetic tunnel junction unit array |
US11187764B2 (en) * | 2020-03-20 | 2021-11-30 | Allegro Microsystems, Llc | Layout of magnetoresistance element |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090209050A1 (en) * | 2008-02-18 | 2009-08-20 | Yung-Hung Wang | In-Situ Formed Capping Layer in MTJ Devices |
US20140087483A1 (en) * | 2012-09-25 | 2014-03-27 | Kabushiki Kaisha Toshiba | Manufacturing method of magnetoresistive effect element and manufacturing apparatus of magnetoresistive effect element |
US20160027999A1 (en) * | 2014-07-25 | 2016-01-28 | Spin Transfer Technologies, Inc. | Method for manufacturing mtj memory device |
Family Cites Families (305)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US341801A (en) | 1886-05-11 | Appaeatus foe peepaeing geain foe mashing | ||
US5597437A (en) | 1995-01-12 | 1997-01-28 | Procter & Gamble | Zero scrap absorbent core formation process |
US5541868A (en) | 1995-02-21 | 1996-07-30 | The United States Of America As Represented By The Secretary Of The Navy | Annular GMR-based memory element |
US5629549A (en) | 1995-04-21 | 1997-05-13 | Johnson; Mark B. | Magnetic spin transistor device, logic gate & method of operation |
US5654566A (en) | 1995-04-21 | 1997-08-05 | Johnson; Mark B. | Magnetic spin injected field effect transistor and method of operation |
US6140838A (en) | 1995-04-21 | 2000-10-31 | Johnson; Mark B. | High density and high speed magneto-electronic logic family |
US5896252A (en) | 1995-08-11 | 1999-04-20 | Fujitsu Limited | Multilayer spin valve magneto-resistive effect magnetic head with free magnetic layer including two sublayers and magnetic disk drive including same |
JP3207094B2 (en) | 1995-08-21 | 2001-09-10 | 松下電器産業株式会社 | Magnetoresistance effect element and memory element |
US5695864A (en) | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
DE19701509C2 (en) | 1996-01-19 | 2003-08-21 | Fujitsu Ltd | magnetic sensors |
US5640343A (en) | 1996-03-18 | 1997-06-17 | International Business Machines Corporation | Magnetic memory array using magnetic tunnel junction devices in the memory cells |
JP3327375B2 (en) | 1996-04-26 | 2002-09-24 | 富士通株式会社 | Magnetoresistive transducer, method of manufacturing the same, and magnetic recording apparatus |
JP3447468B2 (en) | 1996-06-17 | 2003-09-16 | シャープ株式会社 | Magnetoresistive element, method of manufacturing the same, and magnetic head using the same |
US5732016A (en) | 1996-07-02 | 1998-03-24 | Motorola | Memory cell structure in a magnetic random access memory and a method for fabricating thereof |
US5768069A (en) | 1996-11-27 | 1998-06-16 | International Business Machines Corporation | Self-biased dual spin valve sensor |
JP3557078B2 (en) | 1997-06-27 | 2004-08-25 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP4066477B2 (en) | 1997-10-09 | 2008-03-26 | ソニー株式会社 | Nonvolatile random access memory device |
US5966323A (en) | 1997-12-18 | 1999-10-12 | Motorola, Inc. | Low switching field magnetoresistive tunneling junction for high density arrays |
US6055179A (en) | 1998-05-19 | 2000-04-25 | Canon Kk | Memory device utilizing giant magnetoresistance effect |
JPH11352867A (en) | 1998-06-05 | 1999-12-24 | Nippon Telegr & Teleph Corp <Ntt> | Server client type learning assistance system, method and recording medium storing learning assistance program |
US6130814A (en) | 1998-07-28 | 2000-10-10 | International Business Machines Corporation | Current-induced magnetic switching device and memory including the same |
US6172902B1 (en) | 1998-08-12 | 2001-01-09 | Ecole Polytechnique Federale De Lausanne (Epfl) | Non-volatile magnetic random access memory |
US6097579A (en) | 1998-08-21 | 2000-08-01 | International Business Machines Corporation | Tunnel junction head structure without current shunting |
US6016269A (en) | 1998-09-30 | 2000-01-18 | Motorola, Inc. | Quantum random address memory with magnetic readout and/or nano-memory elements |
JP3766565B2 (en) | 1999-05-31 | 2006-04-12 | Tdk株式会社 | Magnetoresistive film and magnetoresistive head |
JP3589346B2 (en) | 1999-06-17 | 2004-11-17 | 松下電器産業株式会社 | Magnetoresistance effect element and magnetoresistance effect storage element |
WO2001001396A1 (en) | 1999-06-29 | 2001-01-04 | Fujitsu Limited | Magnetoresistive head and device for information reproduction |
US6292389B1 (en) | 1999-07-19 | 2001-09-18 | Motorola, Inc. | Magnetic element with improved field response and fabricating method thereof |
US6134138A (en) | 1999-07-30 | 2000-10-17 | Honeywell Inc. | Method and apparatus for reading a magnetoresistive memory |
JP3793669B2 (en) | 1999-08-26 | 2006-07-05 | 株式会社日立グローバルストレージテクノロジーズ | Giant magnetoresistive head, thin film magnetic head, and magnetic recording / reproducing apparatus |
US6611405B1 (en) | 1999-09-16 | 2003-08-26 | Kabushiki Kaisha Toshiba | Magnetoresistive element and magnetic memory device |
KR100373473B1 (en) | 1999-09-24 | 2003-02-25 | 가부시끼가이샤 도시바 | Magnetoresistance device, magnetoresistance head, magnetoreproducing device, and magnetic stacked body |
JP3891540B2 (en) | 1999-10-25 | 2007-03-14 | キヤノン株式会社 | Magnetoresistive memory, method for recording / reproducing information recorded in magnetoresistive memory, and MRAM |
US6447935B1 (en) | 1999-11-23 | 2002-09-10 | Read-Rite Corporation | Method and system for reducing assymetry in a spin valve having a synthetic pinned layer |
US6233172B1 (en) | 1999-12-17 | 2001-05-15 | Motorola, Inc. | Magnetic element with dual magnetic states and fabrication method thereof |
US6272036B1 (en) | 1999-12-20 | 2001-08-07 | The University Of Chicago | Control of magnetic direction in multi-layer ferromagnetic devices by bias voltage |
US6570139B1 (en) | 2000-04-28 | 2003-05-27 | The Holmes Group, Inc. | Electronic control circuit |
TW504713B (en) | 2000-04-28 | 2002-10-01 | Motorola Inc | Magnetic element with insulating veils and fabricating method thereof |
US6522137B1 (en) | 2000-06-28 | 2003-02-18 | Schlumberger Technology Corporation | Two-dimensional magnetic resonance imaging in a borehole |
CA2415098A1 (en) | 2000-07-03 | 2002-01-10 | Merck & Co., Inc. | Methods for encoding combinatorial libraries |
US6493259B1 (en) | 2000-08-14 | 2002-12-10 | Micron Technology, Inc. | Pulse write techniques for magneto-resistive memories |
DE10050076C2 (en) | 2000-10-10 | 2003-09-18 | Infineon Technologies Ag | Method for producing a ferromagnetic structure and ferromagnetic component |
US6385082B1 (en) | 2000-11-08 | 2002-05-07 | International Business Machines Corp. | Thermally-assisted magnetic random access memory (MRAM) |
FR2817998B1 (en) | 2000-12-07 | 2003-01-10 | Commissariat Energie Atomique | SPIN POLARIZATION MAGNETIC DEVICE WITH MAGNIFICATION ROTATION, MEMORY AND WRITING METHOD USING THE DEVICE |
FR2817999B1 (en) | 2000-12-07 | 2003-01-10 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH POLARIZATION OF SPIN AND A STRIP (S) TRI-LAYER (S) AND MEMORY USING THE DEVICE |
EP1345277A4 (en) | 2000-12-21 | 2005-02-16 | Fujitsu Ltd | Magnetoresistive device, magnetic head, and magnetic disk player |
US6713195B2 (en) | 2001-01-05 | 2004-03-30 | Nve Corporation | Magnetic devices using nanocomposite materials |
JP3576111B2 (en) | 2001-03-12 | 2004-10-13 | 株式会社東芝 | Magnetoresistance effect element |
US6653154B2 (en) | 2001-03-15 | 2003-11-25 | Micron Technology, Inc. | Method of forming self-aligned, trenchless mangetoresistive random-access memory (MRAM) structure with sidewall containment of MRAM structure |
JP2002279618A (en) | 2001-03-19 | 2002-09-27 | Hitachi Ltd | Magnetic recording medium |
US6744086B2 (en) | 2001-05-15 | 2004-06-01 | Nve Corporation | Current switched magnetoresistive memory cell |
US6566246B1 (en) | 2001-05-21 | 2003-05-20 | Novellus Systems, Inc. | Deposition of conformal copper seed layers by control of barrier layer morphology |
JP2002357489A (en) | 2001-05-31 | 2002-12-13 | Matsushita Electric Ind Co Ltd | Stress sensor |
US6347049B1 (en) | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US6902807B1 (en) | 2002-09-13 | 2005-06-07 | Flex Products, Inc. | Alignable diffractive pigment flakes |
US6772036B2 (en) | 2001-08-30 | 2004-08-03 | Fisher-Rosemount Systems, Inc. | Control system using process model |
US6777730B2 (en) | 2001-08-31 | 2004-08-17 | Nve Corporation | Antiparallel magnetoresistive memory cells |
US6545906B1 (en) | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
FR2832542B1 (en) | 2001-11-16 | 2005-05-06 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH MAGNETIC TUNNEL JUNCTION, MEMORY AND METHODS OF WRITING AND READING USING THE DEVICE |
US6750491B2 (en) | 2001-12-20 | 2004-06-15 | Hewlett-Packard Development Company, L.P. | Magnetic memory device having soft reference layer |
JP3583102B2 (en) | 2001-12-27 | 2004-10-27 | 株式会社東芝 | Magnetic switching element and magnetic memory |
US6773515B2 (en) | 2002-01-16 | 2004-08-10 | Headway Technologies, Inc. | FeTa nano-oxide layer as a capping layer for enhancement of giant magnetoresistance in bottom spin valve structures |
JP2003281705A (en) | 2002-03-25 | 2003-10-03 | Hitachi Ltd | Magnetic head, magnetic head gimbal assembly, magnetic recording/reproducing device and magnetic memory |
JP3769241B2 (en) | 2002-03-29 | 2006-04-19 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
JP3954573B2 (en) | 2002-04-22 | 2007-08-08 | 松下電器産業株式会社 | Magnetoresistive element, magnetic head, magnetic memory and magnetic recording apparatus using the same |
JP2003318461A (en) | 2002-04-22 | 2003-11-07 | Matsushita Electric Ind Co Ltd | Magnetoresistance effect element, magnetic head, magnetic memory and magnetic recorder employing it |
US6879512B2 (en) | 2002-05-24 | 2005-04-12 | International Business Machines Corporation | Nonvolatile memory device utilizing spin-valve-type designs and current pulses |
US7005958B2 (en) | 2002-06-14 | 2006-02-28 | Honeywell International Inc. | Dual axis magnetic sensor |
US7095646B2 (en) | 2002-07-17 | 2006-08-22 | Freescale Semiconductor, Inc. | Multi-state magnetoresistance random access cell with improved memory storage density |
US6654278B1 (en) | 2002-07-31 | 2003-11-25 | Motorola, Inc. | Magnetoresistance random access memory |
US6714444B2 (en) | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6888742B1 (en) | 2002-08-28 | 2005-05-03 | Grandis, Inc. | Off-axis pinned layer magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6785159B2 (en) | 2002-08-29 | 2004-08-31 | Micron Technology, Inc. | Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating same |
US6838740B2 (en) | 2002-09-27 | 2005-01-04 | Grandis, Inc. | Thermally stable magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6958927B1 (en) | 2002-10-09 | 2005-10-25 | Grandis Inc. | Magnetic element utilizing spin-transfer and half-metals and an MRAM device using the magnetic element |
US6956257B2 (en) | 2002-11-18 | 2005-10-18 | Carnegie Mellon University | Magnetic memory element and memory device including same |
KR100663857B1 (en) | 2002-12-13 | 2007-01-02 | 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 | Spin injection device, magnetic device using the same, magnetic thin film used in the same |
US6909631B2 (en) | 2003-10-02 | 2005-06-21 | Freescale Semiconductor, Inc. | MRAM and methods for reading the MRAM |
US7190611B2 (en) | 2003-01-07 | 2007-03-13 | Grandis, Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US6829161B2 (en) | 2003-01-10 | 2004-12-07 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
WO2004073035A2 (en) | 2003-02-10 | 2004-08-26 | Massachusetts Institute Of Technology | Magnetic memory elements using 360 degree domain walls |
US6847547B2 (en) | 2003-02-28 | 2005-01-25 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6677165B1 (en) | 2003-03-20 | 2004-01-13 | Micron Technology, Inc. | Magnetoresistive random access memory (MRAM) cell patterning |
JP3546238B1 (en) | 2003-04-23 | 2004-07-21 | 学校法人慶應義塾 | Magnetic ring unit and magnetic memory device |
US6933155B2 (en) | 2003-05-21 | 2005-08-23 | Grandis, Inc. | Methods for providing a sub .15 micron magnetic memory structure |
US7006375B2 (en) | 2003-06-06 | 2006-02-28 | Seagate Technology Llc | Hybrid write mechanism for high speed and high density magnetic random access memory |
US7054119B2 (en) | 2003-06-18 | 2006-05-30 | Hewlett-Packard Development Company, L.P. | Coupled ferromagnetic systems having modified interfaces |
US7041598B2 (en) | 2003-06-25 | 2006-05-09 | Hewlett-Packard Development Company, L.P. | Directional ion etching process for patterning self-aligned via contacts |
KR100512180B1 (en) | 2003-07-10 | 2005-09-02 | 삼성전자주식회사 | Magnetic tunnel junction in magnetic random access memory device and method for forming the same |
JP4142993B2 (en) | 2003-07-23 | 2008-09-03 | 株式会社東芝 | Method for manufacturing magnetic memory device |
US6980469B2 (en) | 2003-08-19 | 2005-12-27 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US7911832B2 (en) | 2003-08-19 | 2011-03-22 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US8755222B2 (en) | 2003-08-19 | 2014-06-17 | New York University | Bipolar spin-transfer switching |
US7573737B2 (en) | 2003-08-19 | 2009-08-11 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US7245462B2 (en) | 2003-08-21 | 2007-07-17 | Grandis, Inc. | Magnetoresistive element having reduced spin transfer induced noise |
US7598555B1 (en) | 2003-08-22 | 2009-10-06 | International Business Machines Corporation | MgO tunnel barriers and method of formation |
US6985385B2 (en) | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6984529B2 (en) | 2003-09-10 | 2006-01-10 | Infineon Technologies Ag | Fabrication process for a magnetic tunnel junction device |
US7161829B2 (en) | 2003-09-19 | 2007-01-09 | Grandis, Inc. | Current confined pass layer for magnetic elements utilizing spin-transfer and an MRAM device using such magnetic elements |
US20050128842A1 (en) | 2003-11-07 | 2005-06-16 | Alexander Wei | Annular magnetic nanostructures |
US7009877B1 (en) | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
JP2005150482A (en) | 2003-11-18 | 2005-06-09 | Sony Corp | Magnetoresistance effect element and magnetic memory device |
US7602000B2 (en) | 2003-11-19 | 2009-10-13 | International Business Machines Corporation | Spin-current switched magnetic memory element suitable for circuit integration and method of fabricating the memory element |
US6969895B2 (en) | 2003-12-10 | 2005-11-29 | Headway Technologies, Inc. | MRAM cell with flat topography and controlled bit line to free layer distance and method of manufacture |
US20050136600A1 (en) | 2003-12-22 | 2005-06-23 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
DE602004011995T2 (en) | 2003-12-23 | 2009-04-09 | Nxp B.V. | HIGHLY SENSITIVE MAGNETIC BUILT-IN CURRENT SENSOR |
US6936479B2 (en) | 2004-01-15 | 2005-08-30 | Hewlett-Packard Development Company, L.P. | Method of making toroidal MRAM cells |
US7283333B2 (en) | 2004-02-11 | 2007-10-16 | Hitachi Global Storage Technologies Netherlands B.V. | Self-pinned double tunnel junction head |
US7110287B2 (en) | 2004-02-13 | 2006-09-19 | Grandis, Inc. | Method and system for providing heat assisted switching of a magnetic element utilizing spin transfer |
US7203129B2 (en) | 2004-02-16 | 2007-04-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Segmented MRAM memory array |
US7242045B2 (en) | 2004-02-19 | 2007-07-10 | Grandis, Inc. | Spin transfer magnetic element having low saturation magnetization free layers |
US6967863B2 (en) | 2004-02-25 | 2005-11-22 | Grandis, Inc. | Perpendicular magnetization magnetic element utilizing spin transfer |
US6992359B2 (en) | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US7233039B2 (en) | 2004-04-21 | 2007-06-19 | Grandis, Inc. | Spin transfer magnetic elements with spin depolarization layers |
US7045368B2 (en) | 2004-05-19 | 2006-05-16 | Headway Technologies, Inc. | MRAM cell structure and method of fabrication |
US7449345B2 (en) | 2004-06-15 | 2008-11-11 | Headway Technologies, Inc. | Capping structure for enhancing dR/R of the MTJ device |
US7098494B2 (en) | 2004-06-16 | 2006-08-29 | Grandis, Inc. | Re-configurable logic elements using heat assisted magnetic tunneling elements |
US7611912B2 (en) | 2004-06-30 | 2009-11-03 | Headway Technologies, Inc. | Underlayer for high performance magnetic tunneling junction MRAM |
US7576956B2 (en) | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
US7369427B2 (en) | 2004-09-09 | 2008-05-06 | Grandis, Inc. | Magnetic elements with spin engineered insertion layers and MRAM devices using the magnetic elements |
US7149106B2 (en) | 2004-10-22 | 2006-12-12 | Freescale Semiconductor, Inc. | Spin-transfer based MRAM using angular-dependent selectivity |
JP4682585B2 (en) | 2004-11-01 | 2011-05-11 | ソニー株式会社 | Memory element and memory |
JP4575136B2 (en) | 2004-12-20 | 2010-11-04 | 株式会社東芝 | Magnetic recording element, magnetic recording apparatus, and information recording method |
JP4693450B2 (en) | 2005-03-22 | 2011-06-01 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
US7376006B2 (en) | 2005-05-13 | 2008-05-20 | International Business Machines Corporation | Enhanced programming performance in a nonvolatile memory device having a bipolar programmable storage element |
US8130474B2 (en) | 2005-07-18 | 2012-03-06 | Hitachi Global Storage Technologies Netherlands B.V. | CPP-TMR sensor with non-orthogonal free and reference layer magnetization orientation |
US20070019337A1 (en) | 2005-07-19 | 2007-01-25 | Dmytro Apalkov | Magnetic elements having improved switching characteristics and magnetic memory devices using the magnetic elements |
FR2888994B1 (en) | 2005-07-21 | 2007-10-12 | Commissariat Energie Atomique | RADIOFREQUENCY DEVICE WITH MAGNETIC ELEMENT AND METHOD FOR MANUFACTURING SUCH A MAGNETIC ELEMENT |
CN100399538C (en) * | 2005-07-28 | 2008-07-02 | 联华电子股份有限公司 | Method for reducing wafer harm caused by shallow slot insulation chemical mechanical polishing technique |
US7224601B2 (en) | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
FR2892231B1 (en) | 2005-10-14 | 2008-06-27 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH MAGNETORESISTIVE TUNNEL JUNCTION AND MAGNETIC MEMORY WITH RANDOM ACCESS |
US20070096229A1 (en) | 2005-10-28 | 2007-05-03 | Masatoshi Yoshikawa | Magnetoresistive element and magnetic memory device |
CA2624776C (en) | 2005-11-21 | 2015-05-12 | Nanosys, Inc. | Nanowire structures comprising carbon |
JP5040105B2 (en) | 2005-12-01 | 2012-10-03 | ソニー株式会社 | Memory element, memory |
WO2007076718A1 (en) | 2005-12-31 | 2007-07-12 | Institute Of Physics, Chinese Academy Of Sciences | A close shaped magnetic multi-layer film comprising or not comprising a metal core and the manufacture method and the application of the same |
US7280389B2 (en) | 2006-02-08 | 2007-10-09 | Magic Technologies, Inc. | Synthetic anti-ferromagnetic structure with non-magnetic spacer for MRAM applications |
SE531384C2 (en) | 2006-02-10 | 2009-03-17 | Vnk Innovation Ab | Multiple magnetoresistance devices based on metal doped magnesium oxide |
US8084835B2 (en) | 2006-10-20 | 2011-12-27 | Avalanche Technology, Inc. | Non-uniform switching based non-volatile magnetic based memory |
US8535952B2 (en) | 2006-02-25 | 2013-09-17 | Avalanche Technology, Inc. | Method for manufacturing non-volatile magnetic memory |
KR100764738B1 (en) | 2006-04-06 | 2007-10-09 | 삼성전자주식회사 | Phase change memory device with improved reliability, write method thereof, and system including the same |
US7324387B1 (en) | 2006-04-18 | 2008-01-29 | Maxim Integrated Products, Inc. | Low power high density random access memory flash cells and arrays |
TWI320929B (en) | 2006-04-18 | 2010-02-21 | Ind Tech Res Inst | Structure and access method for magnetic memory cell structure and circuit of magnetic memory |
US8120949B2 (en) | 2006-04-27 | 2012-02-21 | Avalanche Technology, Inc. | Low-cost non-volatile flash-RAM memory |
US20070297220A1 (en) | 2006-06-22 | 2007-12-27 | Masatoshi Yoshikawa | Magnetoresistive element and magnetic memory |
US7643332B2 (en) | 2006-06-23 | 2010-01-05 | Infineon Technologies Ag | MRAM cell using multiple axes magnetization and method of operation |
US7502249B1 (en) | 2006-07-17 | 2009-03-10 | Grandis, Inc. | Method and system for using a pulsed field to assist spin transfer induced switching of magnetic memory elements |
JP4081499B2 (en) | 2006-08-02 | 2008-04-23 | 有限会社シェルパ | Exploration device well insertion device and exploration device well insertion method |
FR2904724B1 (en) | 2006-08-03 | 2011-03-04 | Commissariat Energie Atomique | MAGNETIC DEVICE IN THIN LAYERS WITH HIGH PERPENDICULAR SPIN POLARIZATION IN THE LAYER PLAN, MAGNETIC TUNNEL JUNCTION AND SPIN VALVE USING SUCH A DEVICE |
US7502253B2 (en) | 2006-08-28 | 2009-03-10 | Everspin Technologies, Inc. | Spin-transfer based MRAM with reduced critical current density |
JP2008098365A (en) | 2006-10-11 | 2008-04-24 | Toshiba Corp | Magnetic random access memory and manufacturing method thereof |
EP2089888B1 (en) | 2006-11-03 | 2013-12-25 | New York University | Electronic devices based on current induced magnetization dynamics in single magnetic layers |
US7508042B2 (en) | 2006-12-22 | 2009-03-24 | Magic Technologies, Inc. | Spin transfer MRAM device with magnetic biasing |
US7791845B2 (en) | 2006-12-26 | 2010-09-07 | Hitachi Global Storage Technologies Netherlands B.V. | Tunneling magnetoresistive sensor having a high iron concentration free layer and an oxides of magnesium barrier layer |
FR2910716B1 (en) | 2006-12-26 | 2010-03-26 | Commissariat Energie Atomique | MULTILAYER MAGNETIC DEVICE, METHOD FOR PRODUCING THE SAME, MAGNETIC FIELD SENSOR, MAGNETIC MEMORY AND LOGIC HOLDER USING SUCH A DEVICE |
JP2008192832A (en) | 2007-02-05 | 2008-08-21 | Hitachi Global Storage Technologies Netherlands Bv | Magnetic detection element and its manufacturing method |
US8542524B2 (en) | 2007-02-12 | 2013-09-24 | Avalanche Technology, Inc. | Magnetic random access memory (MRAM) manufacturing process for a small magnetic tunnel junction (MTJ) design with a low programming current requirement |
US7602033B2 (en) | 2007-05-29 | 2009-10-13 | Headway Technologies, Inc. | Low resistance tunneling magnetoresistive sensor with composite inner pinned layer |
JP4874884B2 (en) | 2007-07-11 | 2012-02-15 | 株式会社東芝 | Magnetic recording element and magnetic recording apparatus |
US7750421B2 (en) | 2007-07-23 | 2010-07-06 | Magic Technologies, Inc. | High performance MTJ element for STT-RAM and method for making the same |
AU2008219354B2 (en) | 2007-09-19 | 2014-02-13 | Viavi Solutions Inc. | Anisotropic magnetic flakes |
US8008095B2 (en) | 2007-10-03 | 2011-08-30 | International Business Machines Corporation | Methods for fabricating contacts to pillar structures in integrated circuits |
JP5236244B2 (en) | 2007-10-16 | 2013-07-17 | 株式会社日立製作所 | Method for manufacturing magnetic recording medium |
CN101425477A (en) * | 2007-10-29 | 2009-05-06 | 联华电子股份有限公司 | Forming method of shallow groove isolation and grinding method of semiconductor structure |
US9812184B2 (en) | 2007-10-31 | 2017-11-07 | New York University | Current induced spin-momentum transfer stack with dual insulating layers |
WO2009074411A1 (en) | 2007-12-13 | 2009-06-18 | Crocus Technology | Magnetic memory with a thermally assisted writing procedure |
FR2925725B1 (en) | 2007-12-21 | 2011-03-25 | Commissariat Energie Atomique | METHOD FOR MODELING SPIN POLARIZED CURRENT WIRE MAGNETIC TUNNEL JUNCTION |
US8105948B2 (en) | 2008-02-14 | 2012-01-31 | Magic Technologies, Inc. | Use of CMP to contact a MTJ structure without forming a via |
US8802451B2 (en) | 2008-02-29 | 2014-08-12 | Avalanche Technology Inc. | Method for manufacturing high density non-volatile magnetic memory |
JP4724196B2 (en) | 2008-03-25 | 2011-07-13 | 株式会社東芝 | Magnetoresistive element and magnetic random access memory |
WO2010053187A1 (en) | 2008-11-10 | 2010-05-14 | 株式会社日立製作所 | Information recording device |
GB2465369B (en) | 2008-11-13 | 2011-01-12 | Ingenia Holdings | Magnetic data storage device and method |
US8120126B2 (en) | 2009-03-02 | 2012-02-21 | Qualcomm Incorporated | Magnetic tunnel junction device and fabrication |
US7916515B2 (en) | 2009-03-10 | 2011-03-29 | Seagate Technology Llc | Non-volatile memory read/write verify |
JP5470602B2 (en) | 2009-04-01 | 2014-04-16 | ルネサスエレクトロニクス株式会社 | Magnetic storage |
US7936598B2 (en) | 2009-04-28 | 2011-05-03 | Seagate Technology | Magnetic stack having assist layer |
US8624105B2 (en) | 2009-05-01 | 2014-01-07 | Synkera Technologies, Inc. | Energy conversion device with support member having pore channels |
KR101047050B1 (en) | 2009-05-15 | 2011-07-06 | 주식회사 하이닉스반도체 | Phase change memory device |
EP2433316B1 (en) | 2009-05-18 | 2013-10-16 | Imec | Patterning and contacting of magnetic layers |
FR2946183B1 (en) | 2009-05-27 | 2011-12-23 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH POLARIZATION OF SPIN. |
US8334213B2 (en) | 2009-06-05 | 2012-12-18 | Magic Technologies, Inc. | Bottom electrode etching process in MRAM cell |
US8269203B2 (en) | 2009-07-02 | 2012-09-18 | Actel Corporation | Resistive RAM devices for programmable logic devices |
JP5529648B2 (en) | 2009-08-04 | 2014-06-25 | キヤノンアネルバ株式会社 | Magnetic sensor laminate, film formation method thereof, film formation control program, and recording medium |
US10446209B2 (en) | 2009-08-10 | 2019-10-15 | Samsung Semiconductor Inc. | Method and system for providing magnetic tunneling junction elements having improved performance through capping layer induced perpendicular anisotropy and memories using such magnetic elements |
US8169821B1 (en) | 2009-10-20 | 2012-05-01 | Avalanche Technology, Inc. | Low-crystallization temperature MTJ for spin-transfer torque magnetic random access memory (SSTTMRAM) |
US8422285B2 (en) | 2009-10-30 | 2013-04-16 | Grandis, Inc. | Method and system for providing dual magnetic tunneling junctions usable in spin transfer torque magnetic memories |
US8912012B2 (en) * | 2009-11-25 | 2014-12-16 | Qualcomm Incorporated | Magnetic tunnel junction device and fabrication |
US8362580B2 (en) | 2009-12-08 | 2013-01-29 | Qualcomm Incorporated | Spin-transfer switching magnetic element utilizing a composite free layer comprising a superparamagnetic layer |
US8199553B2 (en) | 2009-12-17 | 2012-06-12 | Hitachi Global Storage Technologies Netherlands B.V. | Multilevel frequency addressable field driven MRAM |
JP5127861B2 (en) | 2010-03-24 | 2013-01-23 | 株式会社東芝 | Magnetic memory |
US8981502B2 (en) * | 2010-03-29 | 2015-03-17 | Qualcomm Incorporated | Fabricating a magnetic tunnel junction storage element |
JP5644198B2 (en) | 2010-06-15 | 2014-12-24 | ソニー株式会社 | Storage device |
JP2013534058A (en) | 2010-06-30 | 2013-08-29 | サンディスク テクノロジィース インコーポレイテッド | Ultra high density vertical NAND memory device and method of making same |
CN102339734B (en) * | 2010-07-15 | 2013-06-19 | 中芯国际集成电路制造(上海)有限公司 | Production method of cylindrical semiconductor device with cross section being circular ring |
US8564080B2 (en) | 2010-07-16 | 2013-10-22 | Qualcomm Incorporated | Magnetic storage element utilizing improved pinned layer stack |
US8772886B2 (en) | 2010-07-26 | 2014-07-08 | Avalanche Technology, Inc. | Spin transfer torque magnetic random access memory (STTMRAM) having graded synthetic free layer |
CN101976723B (en) * | 2010-08-10 | 2012-11-21 | 杭州电子科技大学 | Manufacture method of current isolator |
US9396781B2 (en) | 2010-12-10 | 2016-07-19 | Avalanche Technology, Inc. | Magnetic random access memory having perpendicular composite reference layer |
US9070855B2 (en) | 2010-12-10 | 2015-06-30 | Avalanche Technology, Inc. | Magnetic random access memory having perpendicular enhancement layer |
US9082951B2 (en) | 2011-02-16 | 2015-07-14 | Avalanche Technology, Inc. | Magnetic random access memory with perpendicular enhancement layer |
JP5085703B2 (en) | 2010-09-17 | 2012-11-28 | 株式会社東芝 | Magnetic recording element and nonvolatile memory device |
JP5514059B2 (en) | 2010-09-17 | 2014-06-04 | 株式会社東芝 | Magnetoresistive element and magnetic random access memory |
WO2012068309A2 (en) | 2010-11-17 | 2012-05-24 | New York University | Bipolar spin-transfer switching |
CN102479920B (en) * | 2010-11-30 | 2014-01-08 | 中芯国际集成电路制造(上海)有限公司 | Manufacture method of nanometer annular magnetic tunnel structure and manufacture method of magnetic resistance internal memory |
US20120156390A1 (en) * | 2010-12-21 | 2012-06-21 | Hitachi Global Storage Technologies Netherlands B.V. | Multi-angle hard bias deposition for optimal hard-bias deposition in a magnetic sensor |
EP2477227B1 (en) | 2011-01-13 | 2019-03-27 | Crocus Technology S.A. | Magnetic tunnel junction comprising a polarizing layer |
US9196332B2 (en) | 2011-02-16 | 2015-11-24 | Avalanche Technology, Inc. | Perpendicular magnetic tunnel junction (pMTJ) with in-plane magneto-static switching-enhancing layer |
JP5695453B2 (en) | 2011-03-07 | 2015-04-08 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP5285104B2 (en) | 2011-03-17 | 2013-09-11 | 株式会社東芝 | Magnetic recording element and nonvolatile memory device |
JP5417369B2 (en) | 2011-03-25 | 2014-02-12 | 株式会社東芝 | Magnetic element and nonvolatile memory device |
JP5214765B2 (en) | 2011-03-25 | 2013-06-19 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
CN102822901B (en) | 2011-03-25 | 2014-09-24 | 松下电器产业株式会社 | Method for writing to variable-resistance type non-volatile element and storage device |
US8592927B2 (en) | 2011-05-04 | 2013-11-26 | Magic Technologies, Inc. | Multilayers having reduced perpendicular demagnetizing field using moment dilution for spintronic applications |
US8508006B2 (en) | 2011-05-10 | 2013-08-13 | Magic Technologies, Inc. | Co/Ni multilayers with improved out-of-plane anisotropy for magnetic device applications |
KR101195041B1 (en) | 2011-05-12 | 2012-10-31 | 고려대학교 산학협력단 | Spin-transfer-torque magnetic random access memory using current-induced self-resonant switching |
KR101811315B1 (en) | 2011-05-24 | 2017-12-27 | 삼성전자주식회사 | Magnetic memory devices and methods of fabricating the same |
US8686484B2 (en) | 2011-06-10 | 2014-04-01 | Everspin Technologies, Inc. | Spin-torque magnetoresistive memory element and method of fabricating same |
JP2013012546A (en) | 2011-06-28 | 2013-01-17 | Toshiba Corp | Manufacturing method of nonvolatile storage device |
JP5740225B2 (en) | 2011-06-29 | 2015-06-24 | 株式会社東芝 | Method of manufacturing resistance change memory |
JP2013016587A (en) | 2011-07-01 | 2013-01-24 | Toshiba Corp | Magnetoresistive effect element and manufacturing method therefor |
US8559215B2 (en) | 2011-07-20 | 2013-10-15 | Avalanche Technology, Inc. | Perpendicular magnetic random access memory (MRAM) device with a stable reference cell |
JP2013048210A (en) | 2011-07-22 | 2013-03-07 | Toshiba Corp | Magnetic resistance element |
KR101566863B1 (en) | 2011-08-25 | 2015-11-06 | 캐논 아네르바 가부시키가이샤 | Method of manufacturing magnetoresistive element and method of processing magnetoresistive film |
US8704320B2 (en) * | 2011-09-12 | 2014-04-22 | Qualcomm Incorporated | Strain induced reduction of switching current in spin-transfer torque switching devices |
JP5734800B2 (en) | 2011-09-21 | 2015-06-17 | 株式会社東芝 | Magnetic storage element and nonvolatile storage device |
JP5809903B2 (en) | 2011-09-21 | 2015-11-11 | 株式会社東芝 | Nonvolatile memory device |
JP5767925B2 (en) | 2011-09-21 | 2015-08-26 | 株式会社東芝 | Magnetic storage element and nonvolatile storage device |
US9245608B2 (en) | 2011-09-22 | 2016-01-26 | Qualcomm Incorporated | Thermally tolerant perpendicular magnetic anisotropy coupled elements for spin-transfer torque switching device |
US8617408B2 (en) | 2011-10-18 | 2013-12-31 | HGST Netherlands B.V. | Method for manufacturing a magnetic read sensor with narrow track width using amorphous carbon as a hard mask and localized CMP |
US8912614B2 (en) | 2011-11-11 | 2014-12-16 | International Business Machines Corporation | Magnetic tunnel junction devices having magnetic layers formed on composite, obliquely deposited seed layers |
KR20130069097A (en) | 2011-12-16 | 2013-06-26 | 에스케이하이닉스 주식회사 | Method for fabricating semiconductor device |
KR101831725B1 (en) | 2011-12-30 | 2018-04-04 | 인텔 코포레이션 | Balancing energy barrier between states in perpendicular magnetic tunnel junctions |
US8823118B2 (en) | 2012-01-05 | 2014-09-02 | Headway Technologies, Inc. | Spin torque transfer magnetic tunnel junction fabricated with a composite tunneling barrier layer |
US8871365B2 (en) | 2012-02-28 | 2014-10-28 | Headway Technologies, Inc. | High thermal stability reference structure with out-of-plane aniotropy to magnetic device applications |
US8574928B2 (en) | 2012-04-10 | 2013-11-05 | Avalanche Technology Inc. | MRAM fabrication method with sidewall cleaning |
US20130270661A1 (en) | 2012-04-16 | 2013-10-17 | Ge Yi | Magnetoresistive random access memory cell design |
US8852760B2 (en) | 2012-04-17 | 2014-10-07 | Headway Technologies, Inc. | Free layer with high thermal stability for magnetic device applications by insertion of a boron dusting layer |
JP5761455B2 (en) | 2012-05-09 | 2015-08-12 | 株式会社村田製作所 | Cooling device, heating cooling device |
US20130307097A1 (en) | 2012-05-15 | 2013-11-21 | Ge Yi | Magnetoresistive random access memory cell design |
US8456883B1 (en) | 2012-05-29 | 2013-06-04 | Headway Technologies, Inc. | Method of spin torque MRAM process integration |
US8883520B2 (en) | 2012-06-22 | 2014-11-11 | Avalanche Technology, Inc. | Redeposition control in MRAM fabrication process |
US8687415B2 (en) | 2012-07-06 | 2014-04-01 | International Business Machines Corporation | Domain wall motion in perpendicularly magnetized wires having artificial antiferromagnetically coupled multilayers with engineered interfaces |
US9129690B2 (en) | 2012-07-20 | 2015-09-08 | Samsung Electronics Co., Ltd. | Method and system for providing magnetic junctions having improved characteristics |
US9214624B2 (en) | 2012-07-27 | 2015-12-15 | Qualcomm Incorporated | Amorphous spacerlattice spacer for perpendicular MTJs |
JP2014032724A (en) | 2012-08-03 | 2014-02-20 | Sharp Corp | Semiconductor storage device |
US9231191B2 (en) | 2012-08-20 | 2016-01-05 | Industrial Technology Research Institute | Magnetic tunnel junction device and method of making same |
US8860156B2 (en) | 2012-09-11 | 2014-10-14 | Headway Technologies, Inc. | Minimal thickness synthetic antiferromagnetic (SAF) structure with perpendicular magnetic anisotropy for STT-MRAM |
US20160020011A2 (en) | 2012-09-28 | 2016-01-21 | Seagate Technology Llc | Methods of forming magnetic materials and articles formed thereby |
US9082888B2 (en) | 2012-10-17 | 2015-07-14 | New York University | Inverted orthogonal spin transfer layer stack |
US9082950B2 (en) | 2012-10-17 | 2015-07-14 | New York University | Increased magnetoresistance in an inverted orthogonal spin transfer layer stack |
JP5680045B2 (en) | 2012-11-14 | 2015-03-04 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
US9036407B2 (en) | 2012-12-07 | 2015-05-19 | The Regents Of The University Of California | Voltage-controlled magnetic memory element with canted magnetization |
US9070441B2 (en) | 2012-12-21 | 2015-06-30 | Sony Corporation | Non-volatile memory system with reset verification mechanism and method of operation thereof |
WO2014110603A1 (en) | 2013-01-14 | 2014-07-17 | Cornell University | Quasi-linear spin torque nano-oscillators |
US8737137B1 (en) | 2013-01-22 | 2014-05-27 | Freescale Semiconductor, Inc. | Flash memory with bias voltage for word line/row driver |
US20140252439A1 (en) | 2013-03-08 | 2014-09-11 | T3Memory, Inc. | Mram having spin hall effect writing and method of making the same |
KR102078849B1 (en) * | 2013-03-11 | 2020-02-18 | 삼성전자 주식회사 | Magnetoresistive structure, Magnetic Random Access Memory device and Manufacturing Method of the same |
JP6160903B2 (en) | 2013-03-13 | 2017-07-12 | 株式会社東芝 | Magnetic storage element and nonvolatile storage device |
US9130155B2 (en) | 2013-03-15 | 2015-09-08 | Samsung Electronics Co., Ltd. | Magnetic junctions having insertion layers and magnetic memories using the magnetic junctions |
US9240546B2 (en) | 2013-03-26 | 2016-01-19 | Infineon Technologies Ag | Magnetoresistive devices and methods for manufacturing magnetoresistive devices |
JP6251130B2 (en) | 2013-06-17 | 2017-12-20 | アイメックImec | Magnetic memory element |
KR102153559B1 (en) | 2013-08-02 | 2020-09-08 | 삼성전자주식회사 | Magnetic memory devices having perpendicular magnetic tunnel junction |
US9203017B2 (en) | 2013-08-02 | 2015-12-01 | Samsung Electronics Co., Ltd. | Method and system for providing magnetic junctions including a package structure usable in spin transfer torque memories |
JP5649704B1 (en) | 2013-09-18 | 2015-01-07 | 株式会社東芝 | Magnetic recording device |
WO2015102739A2 (en) | 2013-10-18 | 2015-07-09 | Cornell University | Circuits and devices based on spin hall effect to apply a spin transfer torque with a component perpendicular to the plane of magnetic layers |
JP5635666B2 (en) | 2013-10-24 | 2014-12-03 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN105122489B (en) | 2013-11-01 | 2017-10-13 | 中国科学院物理研究所 | A kind of nanoscale magnetic multilayers and its manufacture method for temperature sensor |
CN105981192B (en) | 2013-12-13 | 2018-10-16 | E.I.内穆尔杜邦公司 | Form the system of electroactive layer |
US9379314B2 (en) | 2013-12-17 | 2016-06-28 | Qualcomm Incorporated | Hybrid synthetic antiferromagnetic layer for perpendicular magnetic tunnel junction (MTJ) |
US9019754B1 (en) | 2013-12-17 | 2015-04-28 | Micron Technology, Inc. | State determination in resistance variable memory |
JP6106118B2 (en) | 2014-03-13 | 2017-03-29 | 株式会社東芝 | Magnetic storage element and nonvolatile storage device |
US20150279904A1 (en) | 2014-04-01 | 2015-10-01 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction for mram device |
US9269893B2 (en) * | 2014-04-02 | 2016-02-23 | Qualcomm Incorporated | Replacement conductive hard mask for multi-step magnetic tunnel junction (MTJ) etch |
SE538342C2 (en) | 2014-04-09 | 2016-05-24 | Nanosc Ab | Spinnoscillator device |
US9496489B2 (en) | 2014-05-21 | 2016-11-15 | Avalanche Technology, Inc. | Magnetic random access memory with multilayered seed structure |
US10008248B2 (en) | 2014-07-17 | 2018-06-26 | Cornell University | Circuits and devices based on enhanced spin hall effect for efficient spin transfer torque |
US9337412B2 (en) | 2014-09-22 | 2016-05-10 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction structure for MRAM device |
KR102238527B1 (en) | 2014-09-29 | 2021-04-09 | 삼성전자주식회사 | Magnetic memory device having a perpendicular magnetic tunnel junction pattern and Method for fabricating the same |
US9589616B2 (en) | 2014-11-02 | 2017-03-07 | Globalfoundries Singapore Pte. Ltd. | Energy efficient three-terminal voltage controlled memory cell |
US9634237B2 (en) | 2014-12-23 | 2017-04-25 | Qualcomm Incorporated | Ultrathin perpendicular pinned layer structure for magnetic tunneling junction devices |
KR102204389B1 (en) | 2015-01-06 | 2021-01-18 | 삼성전자주식회사 | Resistive Memory Device and Operating Method thereof |
US9728712B2 (en) | 2015-04-21 | 2017-08-08 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US9853206B2 (en) | 2015-06-16 | 2017-12-26 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US9537088B1 (en) | 2015-07-13 | 2017-01-03 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9773540B2 (en) | 2015-07-17 | 2017-09-26 | The Johns Hopkins University | Skyrmion based universal memory operated by electric current |
US9773974B2 (en) | 2015-07-30 | 2017-09-26 | Spin Transfer Technologies, Inc. | Polishing stop layer(s) for processing arrays of semiconductor elements |
US10163479B2 (en) | 2015-08-14 | 2018-12-25 | Spin Transfer Technologies, Inc. | Method and apparatus for bipolar memory write-verify |
US9825216B2 (en) | 2015-10-16 | 2017-11-21 | Samsung Electronics Co., Ltd. | Semiconductor memory device |
US9741926B1 (en) | 2016-01-28 | 2017-08-22 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US10593389B2 (en) | 2016-03-01 | 2020-03-17 | Virginia Commonwealth University | Switching skyrmions with VCMA/electric field for memory, computing and information processing |
US9680089B1 (en) | 2016-05-13 | 2017-06-13 | Micron Technology, Inc. | Magnetic tunnel junctions |
KR101963482B1 (en) | 2016-10-20 | 2019-03-28 | 고려대학교 산학협력단 | Magnetic Tunnel Junction Device And Magnetic Memory Device |
US10274571B2 (en) | 2017-01-18 | 2019-04-30 | Samsung Electronics Co., Ltd. | Method and apparatus for measuring exchange stiffness at a patterned device level |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10032978B1 (en) | 2017-06-27 | 2018-07-24 | Spin Transfer Technologies, Inc. | MRAM with reduced stray magnetic fields |
US10236048B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | AC current write-assist in orthogonal STT-MRAM |
US10236047B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM |
US10360961B1 (en) | 2017-12-29 | 2019-07-23 | Spin Memory, Inc. | AC current pre-charge write-assist in orthogonal STT-MRAM |
US10270027B1 (en) | 2017-12-29 | 2019-04-23 | Spin Memory, Inc. | Self-generating AC current assist in orthogonal STT-MRAM |
US10236439B1 (en) | 2017-12-30 | 2019-03-19 | Spin Memory, Inc. | Switching and stability control for perpendicular magnetic tunnel junction device |
US10229724B1 (en) | 2017-12-30 | 2019-03-12 | Spin Memory, Inc. | Microwave write-assist in series-interconnected orthogonal STT-MRAM devices |
US10468588B2 (en) | 2018-01-05 | 2019-11-05 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer |
US11257613B2 (en) | 2018-03-31 | 2022-02-22 | Intel Corporation | Spin orbit torque (SOT) memory devices with enhanced tunnel magnetoresistance ratio and their methods of fabrication |
US10580827B1 (en) | 2018-11-16 | 2020-03-03 | Spin Memory, Inc. | Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching |
-
2016
- 2016-04-13 US US15/097,576 patent/US9773974B2/en active Active - Reinstated
- 2016-04-14 JP JP2018504732A patent/JP2018527747A/en active Pending
- 2016-04-14 KR KR1020187005825A patent/KR102500584B1/en active IP Right Grant
- 2016-04-14 CN CN201680044692.7A patent/CN107851712B/en active Active
- 2016-04-14 WO PCT/US2016/027445 patent/WO2017019134A1/en active Application Filing
-
2017
- 2017-08-11 US US15/674,620 patent/US10777736B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090209050A1 (en) * | 2008-02-18 | 2009-08-20 | Yung-Hung Wang | In-Situ Formed Capping Layer in MTJ Devices |
US20140087483A1 (en) * | 2012-09-25 | 2014-03-27 | Kabushiki Kaisha Toshiba | Manufacturing method of magnetoresistive effect element and manufacturing apparatus of magnetoresistive effect element |
US20160027999A1 (en) * | 2014-07-25 | 2016-01-28 | Spin Transfer Technologies, Inc. | Method for manufacturing mtj memory device |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10615335B2 (en) | 2015-04-21 | 2020-04-07 | Spin Memory, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US10734574B2 (en) | 2015-04-21 | 2020-08-04 | Spin Memory, Inc. | Method of manufacturing high annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US10147872B2 (en) | 2015-04-21 | 2018-12-04 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US10553787B2 (en) | 2015-06-16 | 2020-02-04 | Spin Memory, Inc. | Precessional spin current structure for MRAM |
US10026892B2 (en) | 2015-06-16 | 2018-07-17 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US10381553B2 (en) | 2016-01-28 | 2019-08-13 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US10643680B2 (en) | 2016-01-28 | 2020-05-05 | Spin Memory, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US11271149B2 (en) | 2017-02-28 | 2022-03-08 | Integrated Silicon Solution, (Cayman) Inc. | Precessional spin current structure with nonmagnetic insertion layer for MRAM |
US11355699B2 (en) | 2017-02-28 | 2022-06-07 | Integrated Silicon Solution, (Cayman) Inc. | Precessional spin current structure for MRAM |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10032978B1 (en) | 2017-06-27 | 2018-07-24 | Spin Transfer Technologies, Inc. | MRAM with reduced stray magnetic fields |
US10199083B1 (en) | 2017-12-29 | 2019-02-05 | Spin Transfer Technologies, Inc. | Three-terminal MRAM with ac write-assist for low read disturb |
US10360961B1 (en) | 2017-12-29 | 2019-07-23 | Spin Memory, Inc. | AC current pre-charge write-assist in orthogonal STT-MRAM |
US10270027B1 (en) | 2017-12-29 | 2019-04-23 | Spin Memory, Inc. | Self-generating AC current assist in orthogonal STT-MRAM |
US10236047B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM |
US10236048B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | AC current write-assist in orthogonal STT-MRAM |
US10339993B1 (en) | 2017-12-30 | 2019-07-02 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching |
US10319900B1 (en) | 2017-12-30 | 2019-06-11 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density |
US10255962B1 (en) | 2017-12-30 | 2019-04-09 | Spin Memory, Inc. | Microwave write-assist in orthogonal STT-MRAM |
US10236439B1 (en) | 2017-12-30 | 2019-03-19 | Spin Memory, Inc. | Switching and stability control for perpendicular magnetic tunnel junction device |
US10229724B1 (en) | 2017-12-30 | 2019-03-12 | Spin Memory, Inc. | Microwave write-assist in series-interconnected orthogonal STT-MRAM devices |
US10141499B1 (en) | 2017-12-30 | 2018-11-27 | Spin Transfer Technologies, Inc. | Perpendicular magnetic tunnel junction device with offset precessional spin current layer |
US10468588B2 (en) | 2018-01-05 | 2019-11-05 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer |
US10580827B1 (en) | 2018-11-16 | 2020-03-03 | Spin Memory, Inc. | Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching |
Also Published As
Publication number | Publication date |
---|---|
KR20180034613A (en) | 2018-04-04 |
KR102500584B1 (en) | 2023-02-15 |
US10777736B2 (en) | 2020-09-15 |
CN107851712A (en) | 2018-03-27 |
JP2018527747A (en) | 2018-09-20 |
US20170033283A1 (en) | 2017-02-02 |
WO2017019134A1 (en) | 2017-02-02 |
CN107851712B (en) | 2021-10-29 |
US9773974B2 (en) | 2017-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10777736B2 (en) | Polishing stop layer(s) for processing arrays of semiconductor elements | |
CN105706259B (en) | Method for manufacturing MTJ memory device | |
US10847419B2 (en) | Stress compensation and relief in bonded wafers | |
US20150104882A1 (en) | Fabrication method for high-density mram using thin hard mask | |
JP2017510995A (en) | Replacement conductive hardmask for multi-step magnetic tunnel junction (MTJ) etching | |
US9728583B2 (en) | Top electrode coupling in a magnetoresistive device using an etch stop layer | |
US20090209102A1 (en) | Use of CMP to contact a MTJ structure without forming a via | |
US20180158498A1 (en) | Magnetoresistive devices and methods therefor | |
CN100426476C (en) | Planar magnetic tunnel junction substrate having recessed alignment marks | |
US20150200111A1 (en) | Planarization scheme for finfet gate height uniformity control | |
US11114607B2 (en) | Double magnetic tunnel junction device, formed by UVH wafer bonding | |
US8287745B2 (en) | Method for fabricating probe tip | |
EP1949382A2 (en) | Tuned pinned layers for magnetic tunnel junctions with multicomponent free layers | |
US8741161B2 (en) | Method of manufacturing semiconductor device | |
US10903002B2 (en) | Method for manufacturing a magnetic memory element using Ru and diamond like carbon hard masks | |
US20190207107A1 (en) | Method for manufacturing reduced pitch magnetic random access memory pillar | |
US20060019443A1 (en) | Top-oxide-early process and array top oxide planarization | |
US20150263264A1 (en) | Semiconductor memory device and manufacturing method thereof | |
CN109686741A (en) | The manufacturing method and memory device of memory device | |
WO2019133479A1 (en) | Method for combining nvm class and sram class mram elements on the same chip | |
US20150044783A1 (en) | Methods of alleviating adverse stress effects on a wafer, and methods of forming a semiconductor device | |
US20160005713A1 (en) | Three dimensional stacked multi-chip structure and manufacturing method of the same | |
US11329099B2 (en) | Magnetic memory chip having nvm class and SRAM class MRAM elements on the same chip | |
US11199562B2 (en) | Wafer testing system including a wafer-flattening multi-zone vacuum chuck and method for operating the same | |
WO2022142673A1 (en) | Magnetic memory cell and preparation method therefor, and magnetic memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SPIN TRANSFER TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PINARBASI, MUSTAFA MICHAEL;HERNANDEZ, JACOB ANTHONY;DATTA, ARINDOM;AND OTHERS;SIGNING DATES FROM 20160411 TO 20160412;REEL/FRAME:043266/0001 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: SPIN MEMORY, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:SPIN TRANSFER TECHNOLOGIES, INC.;REEL/FRAME:048075/0550 Effective date: 20181108 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SPIN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPIN MEMORY, INC.;REEL/FRAME:056927/0038 Effective date: 20210625 |
|
AS | Assignment |
Owner name: INTEGRATED SILICON SOLUTION, (CAYMAN) INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPIN (ASSIGNMENT FOR BENEFIT OF CREDITORS), LLC;REEL/FRAME:057473/0319 Effective date: 20210821 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |