US20170229540A1 - Non-volatile memory device having reduced drain and read disturbances - Google Patents
Non-volatile memory device having reduced drain and read disturbances Download PDFInfo
- Publication number
- US20170229540A1 US20170229540A1 US15/498,295 US201715498295A US2017229540A1 US 20170229540 A1 US20170229540 A1 US 20170229540A1 US 201715498295 A US201715498295 A US 201715498295A US 2017229540 A1 US2017229540 A1 US 2017229540A1
- Authority
- US
- United States
- Prior art keywords
- drain
- junction
- substrate
- source
- doped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 107
- 150000002500 ions Chemical class 0.000 claims abstract description 73
- 239000012535 impurity Substances 0.000 claims abstract description 43
- 125000006850 spacer group Chemical group 0.000 claims description 21
- 108090000699 N-Type Calcium Channels Proteins 0.000 claims description 4
- 102000004129 N-Type Calcium Channels Human genes 0.000 claims description 4
- 230000005684 electric field Effects 0.000 abstract description 11
- 239000002784 hot electron Substances 0.000 abstract description 8
- 230000000694 effects Effects 0.000 abstract description 7
- 230000005641 tunneling Effects 0.000 abstract description 5
- 238000005468 ion implantation Methods 0.000 description 38
- 238000000034 method Methods 0.000 description 29
- 238000002513 implantation Methods 0.000 description 23
- 238000004519 manufacturing process Methods 0.000 description 20
- 230000015572 biosynthetic process Effects 0.000 description 14
- 108091006146 Channels Proteins 0.000 description 9
- 230000008569 process Effects 0.000 description 8
- -1 phosphorus Chemical class 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000005284 excitation Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000010884 ion-beam technique Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H01L27/11521—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
Definitions
- the present invention relates to semiconductor manufacturing technology, and more particularly to a source-drain structure and method of manufacturing the same.
- drain disturb when programming an individual memory cell within a bit line, all of the memory cells sharing the same bit line are subject to a high drain bias, which is referred to as drain disturb or program disturb. Meanwhile, continuing drain bias leading to a long pulse time of a read operation will cause a soft-write operation of the memory cells sharing the same bit line. As the size of flash memory devices continues to shrink, the drain bias leading to drain disturbance in the bit lines of a flash memory array limits the reliability of a flash memory device.
- the memory cell A can detect the programming drain voltage (about 4 V). This stress voltage is present when any of the memory cells of a bit line (there may be thousands of memory cells) is being programmed.
- the high floating gate potential on the erased cell facilitates electron injection into the floating gate, if the tunnel oxide quality is poor, a programmed cell can lose charge due to the high electric field between the drain and the floating gate. Thus, it is important to ensure a good quality of tunnel oxide even after several programming and erase cycles.
- the channel doping level must be very high to prevent cell punch-through from occurring under the high programming voltage.
- the high channel doping level results in a relatively steep doping distribution at the drain junction, that generates a tunneling effect, to thereby stimulate hot electron effect, so that a high electric field is generated in the traverse direction of the drain-substrate junction, which increases the drain disturbance and reduces the device reliability. Therefore, reducing the maximal electric field in the drain-substrate junction of flash memory cells, and hence reducing the generation of hot carriers is a key approach to suppress drain and read disturbs.
- FIGS. 2A through 2C are cross-sectional views of intermediate stages of a conventional method of manufacturing a source-drain structure.
- FIG. 2A is a cross-sectional view of a semiconductor structure after the formation of a first gate electrode, a second gate electrode, and a third electrode. Referring to FIG. 2A , a source region 10 ′ is formed in a portion located between a first gate electrode a 1 ′ and a second gate electrode a 2 ′, a drain region 20 ′ is formed in a portion located between the second gate electrode a 2 ′ and a third gate electrode a 3 ′.
- an opposite-conductivity type ion implantation i.e., an ion implantation with the opposite conductivity type
- an opposite-conductivity type ion implantation is performed into a self-aligned source region 102 ′ by controlling the implantation angle, dose and energy to form a source-substrate junction 103 ′ in the side surface and bottom side of the self-aligned source region 102 ′.
- FIG. 2B is a cross-sectional view of an intermediate stage after the formation of a lightly doped drain region by performing a lightly doped drain implant.
- the lightly doped drain junction 104 ′ has an edge curvature that is relatively small with respect to the edge curvature of the source-substrate junction 103 ′, so that the edge of the lightly doped drain junction 104 ′ is relatively steep with respect to the source-substrate junction 103 ′.
- FIG. 2C is a cross-sectional view illustrating the stage after spacers have been formed on sidewalls of the first, second, and third gate electrodes.
- the spacers between the first and second gate electrodes a 1 ′, a 2 ′ are in physical contact.
- an ion implantation is performed into the exposed portion of the substrate 101 ′ located between the second and third gate electrodes a 2 ′ and a 3 ′ to form a heavily doped drain region 107 ′.
- the prior art approach typically utilizes a low operating voltage to suppress the drain disturb, so that the device performance is improved at the expense of reduced programing speed. Therefore, a novel method is needed to solve the problems of drain disturb present in the source-drain structure.
- Embodiments of the present invention provide a source-drain structure and method of manufacturing the same to solve the drain disturb problems in the source-drain structure.
- a source-drain structure includes a substrate comprising a drain region and a source region.
- the drain region includes a lightly-doped ultra-shallow junction and a heavily-doped region, and a drain-substrate junction disposed in the vicinity of a junction between a side portion and a bottom portion of the lightly-doped ultra-shallow junction and the substrate, a plurality of impurity ions in the drain-substrate junction and a plurality of impurity ions in the lightly-doped ultra-shallow junction are opposite-conductivity type ions.
- the drain-substrate junction comprises an edge curvature that is smaller than an edge curvature of the lightly-doped ultra-shallow junction.
- the drain-substrate junction comprises an impurity ion concentration smaller than an impurity ion concentration of the heavily-doped region.
- the source region includes a source-substrate disposed in the vicinity of a junction between a side portion and a bottom portion of the source region and the substrate.
- the source-drain structure further includes a gate electrode disposed on a surface of the substrate between the source region and the drain region, and spacers disposed on opposite sidewalls of the gate electrode and extending along the gate electrode to an edge of the heavily-doped drain region.
- the source-drain structure may further include an n-type channel, wherein the impurity ions in the drain-substrate junction are p-type ions.
- Embodiments of the present invention also provide a method of manufacturing a source-drain structure.
- the method may include forming a plurality of gate electrodes on a substrate, forming a drain region and a source region, forming a lightly-doped ultra-shallow junction in the drain region, forming spacers on opposite sides of the gate electrodes, performing an opposite-conductivity type deep ion implantation onto the lightly-doped ultra-shallow junction to form a drain-substrate junction in the vicinity of a junction between a side portion and a bottom portion of the lightly-doped ultra-shallow junction and the substrate.
- the opposite-conductivity type deep ion implantation comprises a plurality of first impurity ions and the drain-substrate junction comprising a plurality of second impurity ions, the first and second impurities ions are opposite-conductivity type ions.
- the method also includes performing a heavily-doped ion implantation onto the lightly-doped ultra-shallow junction to form a heavily-doped drain region.
- spacers facing each other on adjacent gate electrodes in the source region are in contact with each other.
- the opposite-conductivity type deep ion implantation is performed at an angle of an ion beam in relation to a surface of the substrate in a range between 45 degrees and 85 degrees, and an energy in a range between 10 keV and 50 keV.
- the opposite-conductivity type deep ion implantation is performed with a doe smaller than a dose of the heavily-doped ion implantation.
- the heavily-doped ion implantation is performed with a dose in a range between 2E11 cm ⁇ 2 and 2E13 cm ⁇ 2 .
- the method further includes, prior to forming the lightly-doped ultra-shallow junction in the drain region, performing a self-aligned ion implantation onto a portion of the substrate to form a self-aligned source region, and performing a deep opposite-conductivity type ion implantation onto the formed self-aligned source region to form a source-substrate junction in close proximity to a junction portion between a side surface and bottom surface of the self-aligned source region and the substrate.
- FIG. 1 is a simplified circuit diagram illustrating a drain disturb of an amorphous flash memory array circuit, as known in the prior art
- FIG. 2A is a cross-sectional view illustrating a structure after the formation of the source-substrate junction in a self-aligned source region, as known in the prior art;
- FIG. 2B is a cross-sectional view illustrating a structure after the formation of a lightly doped drain region of FIG. 2A , as known in the prior art;
- FIG. 2C is a cross-sectional view illustrating a structure after the formation of spacers and a heavily doped drain region, as known in the prior art
- FIG. 3 is a cross-sectional view illustrating a source-drain structure according to an embodiment of the present invention.
- FIG. 4 is a flow chart diagram of a method of manufacturing a source-drain structure according to an embodiment of the present invention.
- FIGS. 5 through 11 are cross-sectional views of intermediate structures of a manufacturing method FIG. 4 ;
- FIG. 5 is a cross-sectional view illustrating a structure after the formation of multiple gate electrodes according to an embodiment of the present invention
- FIG. 6 is a cross-sectional view illustrating a structure after the formation of a self-aligned source region of FIG. 5 according to an embodiment of the present invention
- FIG. 7 is a cross-sectional view illustrating a structure after the formation a source-substrate junction by performing an opposite-conductivity type ion implantation to the self-aligned source region of FIG. 6 ;
- FIG. 8 is a cross-sectional view illustrating a structure after the formation of a lightly-doped ultra-shallow junction of FIG. 7 ;
- FIG. 9 is a cross-sectional view illustrating a structure after forming spacers of FIG. 8 ;
- FIG. 10 is a cross-sectional view illustrating a structure after forming a drain-substrate junction of FIG. 9 ;
- FIG. 11 is a cross-sectional view illustrating a structure after forming a heavily-doped drain region of FIG. 10 according to an embodiment of the present invention.
- Relative terms such as “under,” “below,” “underneath,” “over,” “on,” “above,” “bottom,” and “top” are used herein to described a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the structure in addition to the orientation depicted in the figures. For example, if the device shown in the figures is flipped, the description of an element being “below” or “underneath” another element would then be oriented as “above” the other element. Therefore, the term “below,” “under,” or “underneath” can encompass both orientations of the device. Because devices or components of embodiments of the present invention can be positioned in a number of different orientations (e.g., rotated 90 degrees or at other orientations), the relative terms should be interpreted accordingly.
- Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention.
- the thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected.
- embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region.
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
- regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- Embodiments of the present invention provide a novel source-drain structure and method for manufacturing the same that can solve the problems of drain and read disturbance.
- FIG. 3 is a cross-sectional view illustrating a source-drain structure according to an embodiment of the present invention.
- the source-drain structure includes a substrate 101 , a source region 10 and a drain region 20 in the substrate 101 .
- Drain region 20 includes a lightly doped drain region 104 , a heavily doped drain region 107 , and a drain-substrate junction 106 .
- Drain-substrate junction 106 is disposed in the vicinity to (close proximity to) the side portion and the bottom portion of lightly-doped drain region 104 , the impurity ions in drain-substrate junction 106 and the impurity ions in lightly doped drain region 104 are opposite-conductivity type ions.
- a lightly-doped region is referred to as having an impurity concentration of about 3E17 cm ⁇ 3 to 1E19 cm ⁇ 3 .
- a heavily-doped region is referred to as having an impurity concentration of about 5E19 cm ⁇ 3 to 1E21 cm ⁇ 3 .
- Drain-substrate junction 106 is formed on the basis of lightly-doped drain region 104 of the source-drain structure. Since the impurity ions in drain-substrate junction 106 and the impurity ions in lightly doped drain region 104 are opposite-conductivity type ions, it is possible to complement the steep side of lightly-doped drain region 104 to smooth out (flatten) the steep side of lightly-doped drain region 104 , and drain-substrate junction 106 is formed at the junction of the side portion and bottom portion of lightly-doped drain region 104 , thus, the steep side of lightly-doped drain region 104 in close proximity to substrate 101 is not affected, so that the source-drain structure of the present invention can reduce the maximum electric field to a minimum value, reduce the ion flow close to the channel, thereby effectively reducing interband tunneling hot-electron excitation effect. Because reducing the maximum electric field of drain-substrate junction 106 of the source-drain structure and reducing the
- the edge curvature of drain-substrate junction 106 is smaller than the edge curvature of lightly-doped drain region 104 , in accordance with the present invention. This not only can smooth out (flatten) the steep side of lightly-doped drain region 104 , but also can ensure a more gentle edge of drain-substrate junction 106 , further reducing the maximum electric field of drain-substrate junction 106 .
- the present invention not only improves the drain disturb, but also ensures that the programming speed, the concentration of impurity ions in drain-substrate junction 106 is less than the concentration of impurity ions in heavily doped drain region 107 .
- source region 10 includes a source-substrate junction 103 disposed in the junction of the side portion and bottom portion of source region 10 and substrate 101 .
- the drain disturb affecting the source can be suppressed through source-substrate junction 103 .
- the impurity ions in the source-substrate junction 103 and the impurity ions in the source region 10 are opposite-conductivity type ions, in accordance with the present invention.
- the impurity ions concentration of the source-substrate junction 103 is less than the impurity ions concentration of the source region 10 , and utilizing the source-substrate junction 103 to take on a portion of the voltage, to enable the flash memory device having such the source-drain structure to operate at higher operating voltage, thus, avoiding the problems of drain disturb suppression and programming speed reduction.
- the source-drain structure further includes multiple gate electrodes and sidewalls, the gate electrodes are disposed on the substrate 101 in a region between the source region 10 and drain region 20 ; sidewalls 105 are disposed on opposite surfaces of the gate electrodes and extending along the gate electrodes to the edge of the heavily doped drain region 107 .
- the source-drain structure of the present invention can be applied to conventional flash memory devices.
- the channel of the source-drain structure is an n-type channel
- the impurity ions of the drain-substrate junction 106 are p-type ions.
- the impurity ions of the source region 10 and drain region 20 are n-type ions such as phosphorus
- the impurity ions of the drain-substrate junction 106 are p-type ions such as boron.
- FIG. 4 is a flow chart diagram illustrating a method for manufacturing a source-drain structure according to an embodiment of the present invention.
- the method may include: forming gate electrodes on a substrate 101 (block S 1 ); forming a lightly doped ultra-shallow junction (USJ) 104 in a portion of the drain region 20 in the substrate (block S 2 ); forming spacers 105 on sidewalls of the gate electrodes (block S 3 ); performing an opposite-conductivity type ion implantation into the lightly doped junction 104 to form a drain-substrate junction 106 in proximity to a junction of the side portion and bottom portion of the lightly doped junction 104 ; the implanted ions in drain-substrate junction 106 and the implanted ions in lightly doped junction 104 are opposite-conductivity type ions (block S 4 ); and performing a heavily ion implantation onto the exposed lightly doped ultra-s
- a drain-substrate junction 106 is formed by performing an opposite-conductivity type ion implantation onto the lightly-doped ultra-shallow junction 104 . Because the impurity ions of drain-substrate junction 106 and the impurity ions of the lightly-doped ultra-shallow junction 104 are opposite-conductivity type ions, it is possible to reduce the steep surface structure of the lightly-doped ultra-shallow junction 104 to smooth out the steep surface; and the drain-substrate junction 106 is formed at the junction of the side portion and bottom portion of the lightly-doped ultra-shallow junction 104 .
- the steep surface of the lightly-doped ultra-shallow junction 104 in the vicinity of (proximity) the substrate 101 is not affected, so that the source-drain structure of the present invention can reduce the maximum electric field of the drain-substrate 106 to a minimum, thereby reducing the ion flow in the proximity of the channel, and effectively reducing interband tunneling hot electron excitation effect. Since reducing the maximum electric field in the drain-substrate junction 106 of the source-drain structure and reducing the hot electron generation are key factors to suppress the drain disturbance, the drain disturbance of the source-drain structure of the present invention is significantly improved.
- the manufacturing method of the present invention will not affect existing manufacturing processes of the source-drain structure and can be widely used in many applications or devices.
- the method according to the present invention may include providing a substrate 101 and forming gate electrodes on substrate 101 (block S 1 in FIG. 4 ).
- a first gate electrode a 1 , a second gate electrode a 2 , and a third gate electrode a 3 are formed on substrate 101 .
- a source region 10 is formed in a portion of substrate 101 disposed between first and second gate electrodes a 1 and a 2 .
- a drain region 20 is formed in a portion of substrate 101 disposed between second and third gate electrodes a 2 and a 3 .
- Substrate 101 may comprise one of silicon, gallium arsenide (GaAs), insulator, silicon-on-insulator (SOI), stacked SiGe on insulator (S—SiGeOI), SiGeOI, GeOI, and the like. Doped regions (not shown) may be formed in substrate 101 , such as an n-type well region and a p-type well region. In addition, substrate 101 may also include an insulation structure, such as shallow trench isolation (STI), the insulation structure may be formed of silicon oxide, silicon nitride, silicon oxynitride, fluorine-doped glass and/or other conventional low dielectric constant materials.
- STI shallow trench isolation
- First, second, and third gate electrodes a 1 , a 2 , and a 3 can be formed using conventional process techniques.
- the gate electrodes can be p-type metal gates, n-type gates, or other common gates, as known in the art.
- other commonly-known elements may also be formed in or on substrate 101 , such as shallow-doped region, p-type silicon germanium transistor, silicide, contact hole etch stop layer (CESL) that can be formed using conventional CMOS processes.
- CTL contact hole etch stop layer
- the number of gate electrodes can be any integer number. In the example shown, three gate electrodes are used, but it is understood that the number is arbitrary chosen for describing the example embodiment and should not be limiting.
- the source region 10 can be formed.
- a self-aligned source ion implantation is performed into the source region 10 , which is located in a portion of the substrate 101 between first gate electrode a 1 and second electrode a 2 to form a self-aligned source region 102 , as shown in FIG. 6 .
- a photoresist layer is formed on the drain region 20 to protect the portion of substrate 101 below, the self-aligned ion implantation is then performed into the portion of the substrate in the source region 10 .
- the side surface of the thus formed self-aligned source region 102 has a steeper surface with respect to the surface of the substrate 101 .
- the implanted ions into the self-aligned source region can be n-type ions, such as phosphorous ions, arsenic ions.
- the concentration of the n-type ions in the self-aligned source region 102 is higher than the concentration of the n-type ions in the heavily doped region 107 of the drain region 20 .
- an opposite-conductivity type ion implantation is performed onto the self-aligned source region 102 to form a source-substrate junction 103 in the junction of the side portion and the bottom portion of the self-aligned source region 102 , as shown in FIG. 7 .
- the impurity ions in the source-substrate 103 and the impurity ions in the self-aligned source region 102 are opposite-conductivity type ions, so that it is possible to smooth out (flatten) the steepness of the steep surface of the self-aligned source region 10 to reduce the drain disturb.
- the edge curvature of the source-substrate junction 103 can be made smaller than the edge curvature of the self-aligned source region 102 by controlling the implantation angle and implantation energy of opposite-conductivity type ions implantation to further reduce the drain disturb.
- the implantation angle of the ion beam in relation to the surface of the substrate 101 is about 45 degrees to 80 degrees, the implantation energy is greater than the implantation energy of the self-aligned source region.
- the implantation dose can also be controlled so that the concentration of impurity ions in source-substrate 103 is smaller than the concentration of impurity ions in the self-aligned source region 102 , so that the source-substrate junction 103 can withstand higher operating voltages and avoid the problems of reduced programming speed caused by the drain disturb.
- the method further includes forming a lightly-doped ultra-shallow junction 104 in a portion of the substrate 101 between second and third gate electrodes a 2 and a 3 , as shown in FIG. 8 and block S 2 in FIG. 4 .
- the lightly-doped USJ 104 may be formed using any conventional lightly doped drain (LDD) implantation processes.
- LDD lightly doped drain
- the lightly-doped USJ 104 serves to reduce the channel leakage current to improve the hot-electron effect of the structure.
- the types of the implanted impurity ions can be chosen according to applications.
- phosphorous ions may be chosen for an n-type channel
- the energy of the ion implantation may be in the range between 30 and 50 keV, e.g., 40 keV
- the implantation dose in the range between 7E12 cm ⁇ 2 and 1.2E13 cm ⁇ 2 , e.g., 9E12 cm ⁇ 2 , 1.1E13 cm ⁇ 2 .
- Arsenic ions may be chosen for a p-type channel, the energy of the ion implantation may be in the range between 20 and 70 keV, e.g., 30 keV, 40 keV, or 60 keV; the implantation dose in the range between 4E12 cm ⁇ 2 and 9E12 cm ⁇ 2 , e.g., 5E12 cm ⁇ 2 , 7E13 cm ⁇ 2 .
- the method further includes forming spacers 105 on opposite sidewalls of the gate electrodes, as shown in FIG. 9 and block S 3 in FIG. 4 .
- the side walls 105 can be formed using conventional processes, as known in the art.
- Spacers 105 may comprise an oxide layer, a nitride layer.
- the spacers disposed on the source region 10 between the first and second gate electrodes are in physical contact with each other. This can be achieved by controlling the thickness of the spacers 105 .
- the spacers adjacent to each other over the source region 10 are in contact with each other, they form a protection layer for the source region 10 for the subsequent formation of the drain region 20 to prevent ions from entering the source region 10 so that the source region 10 and the drain region 20 can be independently formed.
- the method further includes performing an opposite-conductivity type deep ion implantation 111 into the lightly-doped USJ 104 to form a drain-substrate junction 106 in the junction of the side portion and bottom portion of the lightly-doped USJ 104 , as shown in FIG. 10 and block S 4 in FIG. 4 .
- the ions for the deep ion implantation and the impurity ions in the lightly-doped USJ 104 are opposite-conductivity type ions.
- the opposite-conductivity type deep ion implantation 111 can be any conventional ion implantation processes.
- the implantation angle of the ion beam with respect to the surface of the substrate 101 can be in the range between 45 degrees and 85 degrees, the implantation energy is in the range between 10 keV and 50 keV.
- the drain-substrate junction 106 is formed at the junction of the side surface and bottom surface of the lightly-doped junction 104 and the substrate 101 , and the edge curvature of the drain-substrate junction 106 at the lightly-doped USJ 104 is less than the edge curvature of the lightly-doped USJ 104 .
- the in-contact spacers can be used as a mask for the opposite-conductivity type deep ion implantation.
- a photoresist layer may be first formed to mask portions of the substrates to protect them from being affected by the opposite-conductivity type ion implantation.
- the spacers 105 corresponding to the source region 10 are formed to be in physical contact with each other.
- the opposite-conductivity type deep ion implantation can be performed in different steps. Firstly, a first opposite-conductivity type deep ion implantation is performed at a region in close proximity to the lightly-doped USJ 104 , a second opposite-conductivity type deep ion implantation is then performed into a portion of the lightly-doped USJ 104 adjacent to the gate electrodes. For example, a first opposite-conductivity type deep ion implantation is performed at the lightly-doped USJ 104 in close proximity to the second gate electrode. Thereafter, a second opposite-conductivity type deep ion implantation is performed at the lightly-doped USJ 104 in close proximity to the third gate electrode. The implantation angle, dose, and energy of the first and second opposite-conductivity type deep ion implantations can be controlled to be at the same level.
- the method further includes performing a heavily-doped ion implantation 112 in the exposed portion of the lightly-doped USJ 104 to form a heavily-doped region 107 , as shown in FIG. 11 and block S 5 in FIG. 4 .
- the heavily-doped ion implantation can be performed using a medium energy implantation of the conventional art, so that the implantation depth is deeper than the depth of the lightly-doped USJ 104 , and the implantation dose is higher than the dose of the lightly-doped USJ 104 .
- the width of the heavily-doped drain region 107 is smaller than the width of the lightly-doped USJ 104 (not drawn to scale), this is due to the spacers disposed on sidewalls of the second and third gate electrodes that are facing each other, these spacers form a shield at the sidewalls of the gate electrodes adjacent to the channel, thus, reducing the width of the heavily-doped drain region 107 with respect to the width of the lightly-doped USJ 104 .
- the opposite-conductivity type deep ion implantation in block S 4 has a dose smaller than the dose of the heavily-doped ion implantation of block S 5 , thus, the impurity ion concentration in the drain-substrate 106 is lower than the impurity ion concentration in the heavily-doped drain region 107 .
- the dose of the heavily-doped ion implantation in block S 5 is in the range between 2E11 cm ⁇ 2 and 2E13 cm ⁇ 2 .
- the specific ion dose and the concentration of impurity ions can be selected according to design requirements.
- the impurity ions in the drain-substrate junction and the impurity ions in the lightly-doped USJ 104 are opposite-conductivity type ions, it is possible to alleviate the steep surface of the lightly-doped ultra-shallow junction structure to smooth out the steep surface.
- the drain-substrate junction is formed at the junction of the side portion and the bottom portion of the lightly-doped junction, therefore, the deep side surface of the lightly-doped USJ in close proximity to the surface of the substrate is not affect, so that the source-drain structure of the present invention may reduce the maximum electric field to a minimum value and reduce the ion flow in the vicinity (proximity) to the channel.
- the inter-band tunneling hot electron excitation effect is effectively reduced. Because reducing the maximum electric field and the generation of hot carriers of the source-drain structure are the key factors for suppressing the drain disturb, the drain disturb problems are effectively reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application is a divisional application of U.S. patent application Ser. No. 14/820,547, filed Aug. 6, 2015, which claims priority to Chinese patent application No. 201410387740.5, filed Aug. 7, 2014, the contents of which are incorporated herein by reference in their entirety.
- The present invention relates to semiconductor manufacturing technology, and more particularly to a source-drain structure and method of manufacturing the same.
- It is generally known in the art, when programming an individual memory cell within a bit line, all of the memory cells sharing the same bit line are subject to a high drain bias, which is referred to as drain disturb or program disturb. Meanwhile, continuing drain bias leading to a long pulse time of a read operation will cause a soft-write operation of the memory cells sharing the same bit line. As the size of flash memory devices continues to shrink, the drain bias leading to drain disturbance in the bit lines of a flash memory array limits the reliability of a flash memory device.
- Referring to
FIG. 1 , during the programming operation, although a memory cell A does not detect a gate voltage, the memory cell A can detect the programming drain voltage (about 4 V). This stress voltage is present when any of the memory cells of a bit line (there may be thousands of memory cells) is being programmed. The high floating gate potential on the erased cell facilitates electron injection into the floating gate, if the tunnel oxide quality is poor, a programmed cell can lose charge due to the high electric field between the drain and the floating gate. Thus, it is important to ensure a good quality of tunnel oxide even after several programming and erase cycles. - Particularly, for a typical memory device unit, a certain drain voltage is required by a channel hot electron (CHE) program mechanism, the channel doping level must be very high to prevent cell punch-through from occurring under the high programming voltage. The high channel doping level results in a relatively steep doping distribution at the drain junction, that generates a tunneling effect, to thereby stimulate hot electron effect, so that a high electric field is generated in the traverse direction of the drain-substrate junction, which increases the drain disturbance and reduces the device reliability. Therefore, reducing the maximal electric field in the drain-substrate junction of flash memory cells, and hence reducing the generation of hot carriers is a key approach to suppress drain and read disturbs.
-
FIGS. 2A through 2C are cross-sectional views of intermediate stages of a conventional method of manufacturing a source-drain structure.FIG. 2A is a cross-sectional view of a semiconductor structure after the formation of a first gate electrode, a second gate electrode, and a third electrode. Referring toFIG. 2A , asource region 10′ is formed in a portion located between a first gate electrode a1′ and a second gate electrode a2′, adrain region 20′ is formed in a portion located between the second gate electrode a2′ and a third gate electrode a3′. Thereafter, an opposite-conductivity type ion implantation (i.e., an ion implantation with the opposite conductivity type) is performed into a self-alignedsource region 102′ by controlling the implantation angle, dose and energy to form a source-substrate junction 103′ in the side surface and bottom side of the self-alignedsource region 102′. -
FIG. 2B is a cross-sectional view of an intermediate stage after the formation of a lightly doped drain region by performing a lightly doped drain implant. The lightly dopeddrain junction 104′ has an edge curvature that is relatively small with respect to the edge curvature of the source-substrate junction 103′, so that the edge of the lightly dopeddrain junction 104′ is relatively steep with respect to the source-substrate junction 103′. -
FIG. 2C is a cross-sectional view illustrating the stage after spacers have been formed on sidewalls of the first, second, and third gate electrodes. The spacers between the first and second gate electrodes a1′, a2′ are in physical contact. Then, an ion implantation is performed into the exposed portion of thesubstrate 101′ located between the second and third gate electrodes a2′ and a3′ to form a heavily dopeddrain region 107′. - The prior art approach typically utilizes a low operating voltage to suppress the drain disturb, so that the device performance is improved at the expense of reduced programing speed. Therefore, a novel method is needed to solve the problems of drain disturb present in the source-drain structure.
- Embodiments of the present invention provide a source-drain structure and method of manufacturing the same to solve the drain disturb problems in the source-drain structure.
- According to an embodiment of the present invention, a source-drain structure includes a substrate comprising a drain region and a source region. The drain region includes a lightly-doped ultra-shallow junction and a heavily-doped region, and a drain-substrate junction disposed in the vicinity of a junction between a side portion and a bottom portion of the lightly-doped ultra-shallow junction and the substrate, a plurality of impurity ions in the drain-substrate junction and a plurality of impurity ions in the lightly-doped ultra-shallow junction are opposite-conductivity type ions.
- In one embodiment, the drain-substrate junction comprises an edge curvature that is smaller than an edge curvature of the lightly-doped ultra-shallow junction.
- In one embodiment, the drain-substrate junction comprises an impurity ion concentration smaller than an impurity ion concentration of the heavily-doped region.
- In one embodiment, the source region includes a source-substrate disposed in the vicinity of a junction between a side portion and a bottom portion of the source region and the substrate.
- In one embodiment, the source-drain structure further includes a gate electrode disposed on a surface of the substrate between the source region and the drain region, and spacers disposed on opposite sidewalls of the gate electrode and extending along the gate electrode to an edge of the heavily-doped drain region.
- In one embodiment, the source-drain structure may further include an n-type channel, wherein the impurity ions in the drain-substrate junction are p-type ions.
- Embodiments of the present invention also provide a method of manufacturing a source-drain structure. The method may include forming a plurality of gate electrodes on a substrate, forming a drain region and a source region, forming a lightly-doped ultra-shallow junction in the drain region, forming spacers on opposite sides of the gate electrodes, performing an opposite-conductivity type deep ion implantation onto the lightly-doped ultra-shallow junction to form a drain-substrate junction in the vicinity of a junction between a side portion and a bottom portion of the lightly-doped ultra-shallow junction and the substrate. The opposite-conductivity type deep ion implantation comprises a plurality of first impurity ions and the drain-substrate junction comprising a plurality of second impurity ions, the first and second impurities ions are opposite-conductivity type ions. The method also includes performing a heavily-doped ion implantation onto the lightly-doped ultra-shallow junction to form a heavily-doped drain region.
- In one embodiment, spacers facing each other on adjacent gate electrodes in the source region are in contact with each other.
- In one embodiment, the opposite-conductivity type deep ion implantation is performed at an angle of an ion beam in relation to a surface of the substrate in a range between 45 degrees and 85 degrees, and an energy in a range between 10 keV and 50 keV.
- In one embodiment, the opposite-conductivity type deep ion implantation is performed with a doe smaller than a dose of the heavily-doped ion implantation.
- In one embodiment, the heavily-doped ion implantation is performed with a dose in a range between 2E11 cm−2 and 2E13 cm−2.
- In one embodiment, the method further includes, prior to forming the lightly-doped ultra-shallow junction in the drain region, performing a self-aligned ion implantation onto a portion of the substrate to form a self-aligned source region, and performing a deep opposite-conductivity type ion implantation onto the formed self-aligned source region to form a source-substrate junction in close proximity to a junction portion between a side surface and bottom surface of the self-aligned source region and the substrate.
- The following detailed description together with the accompanying drawings will provide a better understanding of the nature and advantages of the present invention.
-
FIG. 1 is a simplified circuit diagram illustrating a drain disturb of an amorphous flash memory array circuit, as known in the prior art; -
FIG. 2A is a cross-sectional view illustrating a structure after the formation of the source-substrate junction in a self-aligned source region, as known in the prior art; -
FIG. 2B is a cross-sectional view illustrating a structure after the formation of a lightly doped drain region ofFIG. 2A , as known in the prior art; -
FIG. 2C is a cross-sectional view illustrating a structure after the formation of spacers and a heavily doped drain region, as known in the prior art; -
FIG. 3 is a cross-sectional view illustrating a source-drain structure according to an embodiment of the present invention; -
FIG. 4 is a flow chart diagram of a method of manufacturing a source-drain structure according to an embodiment of the present invention; -
FIGS. 5 through 11 are cross-sectional views of intermediate structures of a manufacturing methodFIG. 4 ; -
FIG. 5 is a cross-sectional view illustrating a structure after the formation of multiple gate electrodes according to an embodiment of the present invention; -
FIG. 6 is a cross-sectional view illustrating a structure after the formation of a self-aligned source region ofFIG. 5 according to an embodiment of the present invention; -
FIG. 7 is a cross-sectional view illustrating a structure after the formation a source-substrate junction by performing an opposite-conductivity type ion implantation to the self-aligned source region ofFIG. 6 ; -
FIG. 8 is a cross-sectional view illustrating a structure after the formation of a lightly-doped ultra-shallow junction ofFIG. 7 ; -
FIG. 9 is a cross-sectional view illustrating a structure after forming spacers ofFIG. 8 ; -
FIG. 10 is a cross-sectional view illustrating a structure after forming a drain-substrate junction ofFIG. 9 ; and -
FIG. 11 is a cross-sectional view illustrating a structure after forming a heavily-doped drain region ofFIG. 10 according to an embodiment of the present invention. - In the following description, numerous specific details are provided for a thorough understanding of the present invention. However, it should be appreciated by those of skill in the art that the present invention may be realized without one or more of these details. In other examples, features and techniques known in the art will not be described for purposes of brevity.
- It should be understood that the drawings are not drawn to scale, and similar reference numbers are used for representing similar elements. Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments and intermediate structures) of the invention, The −thickness of layers and regions in the drawings may be exaggerated relative to each other for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- It will be understood that, when an element or layer is referred to as “on,” “disposed on,” “adjacent to,” “connected to,” or “coupled to” another element or layer, it can be disposed directly on the other element or layer, adjacent to, connected or coupled to the other element or layer, or intervening elements or layers may also be present. In contrast, when an element is referred to as being “directly on,” directly disposed on,” “directly connected to,” or “directly coupled to” another element or layer, there are no intervening elements or layers present between them. It will be understood that, although the terms “first,” “second.” “third,” etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region layer or section without departing from the teachings of the present invention.
- Relative terms such as “under,” “below,” “underneath,” “over,” “on,” “above,” “bottom,” and “top” are used herein to described a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the structure in addition to the orientation depicted in the figures. For example, if the device shown in the figures is flipped, the description of an element being “below” or “underneath” another element would then be oriented as “above” the other element. Therefore, the term “below,” “under,” or “underneath” can encompass both orientations of the device. Because devices or components of embodiments of the present invention can be positioned in a number of different orientations (e.g., rotated 90 degrees or at other orientations), the relative terms should be interpreted accordingly.
- Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- The present invention will now be described more fully herein after with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited by the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
- As described in the background section, disturbance to the drain region of an existing source-drain structure manufactured by conventional manufacturing methods. Embodiments of the present invention provide a novel source-drain structure and method for manufacturing the same that can solve the problems of drain and read disturbance.
-
FIG. 3 is a cross-sectional view illustrating a source-drain structure according to an embodiment of the present invention. The source-drain structure includes asubstrate 101, asource region 10 and adrain region 20 in thesubstrate 101.Drain region 20 includes a lightly dopeddrain region 104, a heavily dopeddrain region 107, and a drain-substrate junction 106. Drain-substrate junction 106 is disposed in the vicinity to (close proximity to) the side portion and the bottom portion of lightly-dopeddrain region 104, the impurity ions in drain-substrate junction 106 and the impurity ions in lightly dopeddrain region 104 are opposite-conductivity type ions. A lightly-doped region is referred to as having an impurity concentration of about 3E17 cm−3 to 1E19 cm−3. A heavily-doped region is referred to as having an impurity concentration of about 5E19 cm−3 to 1E21 cm−3. - Drain-
substrate junction 106 is formed on the basis of lightly-dopeddrain region 104 of the source-drain structure. Since the impurity ions in drain-substrate junction 106 and the impurity ions in lightly dopeddrain region 104 are opposite-conductivity type ions, it is possible to complement the steep side of lightly-dopeddrain region 104 to smooth out (flatten) the steep side of lightly-dopeddrain region 104, and drain-substrate junction 106 is formed at the junction of the side portion and bottom portion of lightly-dopeddrain region 104, thus, the steep side of lightly-dopeddrain region 104 in close proximity tosubstrate 101 is not affected, so that the source-drain structure of the present invention can reduce the maximum electric field to a minimum value, reduce the ion flow close to the channel, thereby effectively reducing interband tunneling hot-electron excitation effect. Because reducing the maximum electric field of drain-substrate junction 106 of the source-drain structure and reducing the generation of hot carriers are the key approaches for suppressing drain disturbance, the drain disturb of the source-drain structure is effectively reduced. - In order to further reduce the drain disturb, the edge curvature of drain-
substrate junction 106 is smaller than the edge curvature of lightly-dopeddrain region 104, in accordance with the present invention. This not only can smooth out (flatten) the steep side of lightly-dopeddrain region 104, but also can ensure a more gentle edge of drain-substrate junction 106, further reducing the maximum electric field of drain-substrate junction 106. - The present invention not only improves the drain disturb, but also ensures that the programming speed, the concentration of impurity ions in drain-
substrate junction 106 is less than the concentration of impurity ions in heavily dopeddrain region 107. - In a preferred embodiment,
source region 10 includes a source-substrate junction 103 disposed in the junction of the side portion and bottom portion ofsource region 10 andsubstrate 101. The drain disturb affecting the source can be suppressed through source-substrate junction 103. - The impurity ions in the source-
substrate junction 103 and the impurity ions in thesource region 10 are opposite-conductivity type ions, in accordance with the present invention. In a preferred embodiment, the impurity ions concentration of the source-substrate junction 103 is less than the impurity ions concentration of thesource region 10, and utilizing the source-substrate junction 103 to take on a portion of the voltage, to enable the flash memory device having such the source-drain structure to operate at higher operating voltage, thus, avoiding the problems of drain disturb suppression and programming speed reduction. - In a preferred embodiment of the present invention, the source-drain structure further includes multiple gate electrodes and sidewalls, the gate electrodes are disposed on the
substrate 101 in a region between thesource region 10 and drainregion 20;sidewalls 105 are disposed on opposite surfaces of the gate electrodes and extending along the gate electrodes to the edge of the heavily dopeddrain region 107. - The source-drain structure of the present invention can be applied to conventional flash memory devices. In a preferred embodiment, the channel of the source-drain structure is an n-type channel, the impurity ions of the drain-
substrate junction 106 are p-type ions. For example, the impurity ions of thesource region 10 and drainregion 20 are n-type ions such as phosphorus, and the impurity ions of the drain-substrate junction 106 are p-type ions such as boron. - Embodiments of the present invention provide a method for manufacturing a source-drain structure.
FIG. 4 is a flow chart diagram illustrating a method for manufacturing a source-drain structure according to an embodiment of the present invention. The method may include: forming gate electrodes on a substrate 101 (block S1); forming a lightly doped ultra-shallow junction (USJ) 104 in a portion of thedrain region 20 in the substrate (block S2); formingspacers 105 on sidewalls of the gate electrodes (block S3); performing an opposite-conductivity type ion implantation into the lightly dopedjunction 104 to form a drain-substrate junction 106 in proximity to a junction of the side portion and bottom portion of the lightly dopedjunction 104; the implanted ions in drain-substrate junction 106 and the implanted ions in lightly dopedjunction 104 are opposite-conductivity type ions (block S4); and performing a heavily ion implantation onto the exposed lightly dopedultra-shallow junction 104 to form a heavily doped drain region 107 (block S5). - According to the method of the present invention, a drain-
substrate junction 106 is formed by performing an opposite-conductivity type ion implantation onto the lightly-dopedultra-shallow junction 104. Because the impurity ions of drain-substrate junction 106 and the impurity ions of the lightly-dopedultra-shallow junction 104 are opposite-conductivity type ions, it is possible to reduce the steep surface structure of the lightly-dopedultra-shallow junction 104 to smooth out the steep surface; and the drain-substrate junction 106 is formed at the junction of the side portion and bottom portion of the lightly-dopedultra-shallow junction 104. Thus, the steep surface of the lightly-dopedultra-shallow junction 104 in the vicinity of (proximity) thesubstrate 101 is not affected, so that the source-drain structure of the present invention can reduce the maximum electric field of the drain-substrate 106 to a minimum, thereby reducing the ion flow in the proximity of the channel, and effectively reducing interband tunneling hot electron excitation effect. Since reducing the maximum electric field in the drain-substrate junction 106 of the source-drain structure and reducing the hot electron generation are key factors to suppress the drain disturbance, the drain disturbance of the source-drain structure of the present invention is significantly improved. The manufacturing method of the present invention will not affect existing manufacturing processes of the source-drain structure and can be widely used in many applications or devices. - The method of manufacturing a source-drain structure will be described in detail with reference to
FIG. 4 andFIGS. 5 through 11 . Of course, these exemplary embodiments may be implemented in a variety of forms, and should not be construed as limited to the embodiments set forth herein. It is to be understood that the embodiments are provided for a thorough and complete description of the disclosure. Those of skill in the art will recognize that various modifications and alternatives are possible without departing from the spirit of the invention. - The method according to the present invention may include providing a
substrate 101 and forming gate electrodes on substrate 101 (block S1 inFIG. 4 ). Referring toFIG. 5 , a first gate electrode a1, a second gate electrode a2, and a third gate electrode a3 are formed onsubstrate 101. Asource region 10 is formed in a portion ofsubstrate 101 disposed between first and second gate electrodes a1 and a2. Adrain region 20 is formed in a portion ofsubstrate 101 disposed between second and third gate electrodes a2 and a3.Substrate 101 may comprise one of silicon, gallium arsenide (GaAs), insulator, silicon-on-insulator (SOI), stacked SiGe on insulator (S—SiGeOI), SiGeOI, GeOI, and the like. Doped regions (not shown) may be formed insubstrate 101, such as an n-type well region and a p-type well region. In addition,substrate 101 may also include an insulation structure, such as shallow trench isolation (STI), the insulation structure may be formed of silicon oxide, silicon nitride, silicon oxynitride, fluorine-doped glass and/or other conventional low dielectric constant materials. First, second, and third gate electrodes a1, a2, and a3 can be formed using conventional process techniques. For example, the gate electrodes can be p-type metal gates, n-type gates, or other common gates, as known in the art. In addition, other commonly-known elements (not shown) may also be formed in or onsubstrate 101, such as shallow-doped region, p-type silicon germanium transistor, silicide, contact hole etch stop layer (CESL) that can be formed using conventional CMOS processes. - It is understood that the number of gate electrodes can be any integer number. In the example shown, three gate electrodes are used, but it is understood that the number is arbitrary chosen for describing the example embodiment and should not be limiting.
- In a preferred embodiment, after formation of the gate electrodes, the
source region 10 can be formed. For example, a self-aligned source ion implantation is performed into thesource region 10, which is located in a portion of thesubstrate 101 between first gate electrode a1 and second electrode a2 to form a self-alignedsource region 102, as shown inFIG. 6 . Prior to performing the self-aligned ion implementation, a photoresist layer is formed on thedrain region 20 to protect the portion ofsubstrate 101 below, the self-aligned ion implantation is then performed into the portion of the substrate in thesource region 10. The side surface of the thus formed self-alignedsource region 102 has a steeper surface with respect to the surface of thesubstrate 101. The implanted ions into the self-aligned source region can be n-type ions, such as phosphorous ions, arsenic ions. According to conventional implantation processes of the prior art, the concentration of the n-type ions in the self-alignedsource region 102 is higher than the concentration of the n-type ions in the heavily dopedregion 107 of thedrain region 20. - Thereafter, an opposite-conductivity type ion implantation is performed onto the self-aligned
source region 102 to form a source-substrate junction 103 in the junction of the side portion and the bottom portion of the self-alignedsource region 102, as shown inFIG. 7 . - The impurity ions in the source-
substrate 103 and the impurity ions in the self-alignedsource region 102 are opposite-conductivity type ions, so that it is possible to smooth out (flatten) the steepness of the steep surface of the self-alignedsource region 10 to reduce the drain disturb. As would be appreciated by those of skill in the art, the edge curvature of the source-substrate junction 103 can be made smaller than the edge curvature of the self-alignedsource region 102 by controlling the implantation angle and implantation energy of opposite-conductivity type ions implantation to further reduce the drain disturb. For example, the implantation angle of the ion beam in relation to the surface of thesubstrate 101 is about 45 degrees to 80 degrees, the implantation energy is greater than the implantation energy of the self-aligned source region. The implantation dose can also be controlled so that the concentration of impurity ions in source-substrate 103 is smaller than the concentration of impurity ions in the self-alignedsource region 102, so that the source-substrate junction 103 can withstand higher operating voltages and avoid the problems of reduced programming speed caused by the drain disturb. - After the formation of the gate electrodes or the
source region 10, the method further includes forming a lightly-dopedultra-shallow junction 104 in a portion of thesubstrate 101 between second and third gate electrodes a2 and a3, as shown inFIG. 8 and block S2 inFIG. 4 . The lightly-dopedUSJ 104 may be formed using any conventional lightly doped drain (LDD) implantation processes. The lightly-dopedUSJ 104 serves to reduce the channel leakage current to improve the hot-electron effect of the structure. - The types of the implanted impurity ions can be chosen according to applications. For example, phosphorous ions may be chosen for an n-type channel, the energy of the ion implantation may be in the range between 30 and 50 keV, e.g., 40 keV; the implantation dose in the range between 7E12 cm−2 and 1.2E13 cm−2, e.g., 9E12 cm−2, 1.1E13 cm−2. Arsenic ions may be chosen for a p-type channel, the energy of the ion implantation may be in the range between 20 and 70 keV, e.g., 30 keV, 40 keV, or 60 keV; the implantation dose in the range between 4E12 cm−2 and 9E12 cm−2, e.g., 5E12 cm−2, 7E13 cm−2.
- After the formation of the lightly doped
USJ 104, the method further includes formingspacers 105 on opposite sidewalls of the gate electrodes, as shown inFIG. 9 and block S3 inFIG. 4 . Theside walls 105 can be formed using conventional processes, as known in the art.Spacers 105 may comprise an oxide layer, a nitride layer. Preferably, the spacers disposed on thesource region 10 between the first and second gate electrodes are in physical contact with each other. This can be achieved by controlling the thickness of thespacers 105. After the spacers adjacent to each other over thesource region 10 are in contact with each other, they form a protection layer for thesource region 10 for the subsequent formation of thedrain region 20 to prevent ions from entering thesource region 10 so that thesource region 10 and thedrain region 20 can be independently formed. - After the formation of the
spacers 105, the method further includes performing an opposite-conductivity typedeep ion implantation 111 into the lightly-dopedUSJ 104 to form a drain-substrate junction 106 in the junction of the side portion and bottom portion of the lightly-dopedUSJ 104, as shown inFIG. 10 and block S4 inFIG. 4 . The ions for the deep ion implantation and the impurity ions in the lightly-dopedUSJ 104 are opposite-conductivity type ions. The opposite-conductivity typedeep ion implantation 111 can be any conventional ion implantation processes. Preferably, the implantation angle of the ion beam with respect to the surface of thesubstrate 101 can be in the range between 45 degrees and 85 degrees, the implantation energy is in the range between 10 keV and 50 keV. By controlling the implantation energy and implantation angle, the drain-substrate junction 106 is formed at the junction of the side surface and bottom surface of the lightly-dopedjunction 104 and thesubstrate 101, and the edge curvature of the drain-substrate junction 106 at the lightly-dopedUSJ 104 is less than the edge curvature of the lightly-dopedUSJ 104. - When the
spacers 105 corresponding to thesource region 10 are in physical contact with each other, the in-contact spacers can be used as a mask for the opposite-conductivity type deep ion implantation. When thespacers 105 corresponding to thesource region 10 are not in physical contact with each other, a photoresist layer may be first formed to mask portions of the substrates to protect them from being affected by the opposite-conductivity type ion implantation. In a preferred embodiment, thespacers 105 corresponding to thesource region 10 are formed to be in physical contact with each other. - The opposite-conductivity type deep ion implantation can be performed in different steps. Firstly, a first opposite-conductivity type deep ion implantation is performed at a region in close proximity to the lightly-doped
USJ 104, a second opposite-conductivity type deep ion implantation is then performed into a portion of the lightly-dopedUSJ 104 adjacent to the gate electrodes. For example, a first opposite-conductivity type deep ion implantation is performed at the lightly-dopedUSJ 104 in close proximity to the second gate electrode. Thereafter, a second opposite-conductivity type deep ion implantation is performed at the lightly-dopedUSJ 104 in close proximity to the third gate electrode. The implantation angle, dose, and energy of the first and second opposite-conductivity type deep ion implantations can be controlled to be at the same level. - After forming the drain-
substrate junction 106, the method further includes performing a heavily-dopedion implantation 112 in the exposed portion of the lightly-dopedUSJ 104 to form a heavily-dopedregion 107, as shown inFIG. 11 and block S5 inFIG. 4 . The heavily-doped ion implantation can be performed using a medium energy implantation of the conventional art, so that the implantation depth is deeper than the depth of the lightly-dopedUSJ 104, and the implantation dose is higher than the dose of the lightly-dopedUSJ 104. - Referring to
FIG. 11 , the width of the heavily-dopeddrain region 107 is smaller than the width of the lightly-doped USJ 104 (not drawn to scale), this is due to the spacers disposed on sidewalls of the second and third gate electrodes that are facing each other, these spacers form a shield at the sidewalls of the gate electrodes adjacent to the channel, thus, reducing the width of the heavily-dopeddrain region 107 with respect to the width of the lightly-dopedUSJ 104. - Moreover, the opposite-conductivity type deep ion implantation in block S4 has a dose smaller than the dose of the heavily-doped ion implantation of block S5, thus, the impurity ion concentration in the drain-
substrate 106 is lower than the impurity ion concentration in the heavily-dopeddrain region 107. In an embodiment, the dose of the heavily-doped ion implantation in block S5 is in the range between 2E11 cm−2 and 2E13 cm−2. The specific ion dose and the concentration of impurity ions can be selected according to design requirements. - It can be seen from the above-described embodiments that the present invention provides a number advantages and benefits:
- (1) In the drain-substrate junction of the source-drain structure, as the impurity ions in the drain-substrate junction and the impurity ions in the lightly-doped
USJ 104 are opposite-conductivity type ions, it is possible to alleviate the steep surface of the lightly-doped ultra-shallow junction structure to smooth out the steep surface. The drain-substrate junction is formed at the junction of the side portion and the bottom portion of the lightly-doped junction, therefore, the deep side surface of the lightly-doped USJ in close proximity to the surface of the substrate is not affect, so that the source-drain structure of the present invention may reduce the maximum electric field to a minimum value and reduce the ion flow in the vicinity (proximity) to the channel. Thus, the inter-band tunneling hot electron excitation effect is effectively reduced. Because reducing the maximum electric field and the generation of hot carriers of the source-drain structure are the key factors for suppressing the drain disturb, the drain disturb problems are effectively reduced. - (2) The manufacturing method of the present invention does not affect existing process techniques so that the method can be widely used.
- While the present invention is described herein with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Rather, the purpose of the illustrative embodiments is to make the spirit of the present invention be better understood by those skilled in the art. In order not to obscure the scope of the invention, many details of well-known processes and manufacturing techniques are omitted. Various modifications of the illustrative embodiments as well as other embodiments will be apparent to those of skill in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications.
- Furthermore, some of the features of the preferred embodiments of the present invention could be used to advantage without the corresponding use of other features. As such, the foregoing description should be considered as merely illustrative of the principles of the invention, and not in limitation thereof.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/498,295 US20170229540A1 (en) | 2014-08-07 | 2017-04-26 | Non-volatile memory device having reduced drain and read disturbances |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410387740.5A CN105336781A (en) | 2014-08-07 | 2014-08-07 | Source-drain structure and manufacturing method therefor |
CN201410387740.5 | 2014-08-07 | ||
US14/820,547 US9673278B2 (en) | 2014-08-07 | 2015-08-06 | Method of preventing drain and read disturbances in non-volatile memory device |
US15/498,295 US20170229540A1 (en) | 2014-08-07 | 2017-04-26 | Non-volatile memory device having reduced drain and read disturbances |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/820,547 Division US9673278B2 (en) | 2014-08-07 | 2015-08-06 | Method of preventing drain and read disturbances in non-volatile memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170229540A1 true US20170229540A1 (en) | 2017-08-10 |
Family
ID=55268027
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/820,547 Active US9673278B2 (en) | 2014-08-07 | 2015-08-06 | Method of preventing drain and read disturbances in non-volatile memory device |
US15/498,295 Abandoned US20170229540A1 (en) | 2014-08-07 | 2017-04-26 | Non-volatile memory device having reduced drain and read disturbances |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/820,547 Active US9673278B2 (en) | 2014-08-07 | 2015-08-06 | Method of preventing drain and read disturbances in non-volatile memory device |
Country Status (2)
Country | Link |
---|---|
US (2) | US9673278B2 (en) |
CN (1) | CN105336781A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10038063B2 (en) | 2014-06-10 | 2018-07-31 | International Business Machines Corporation | Tunable breakdown voltage RF FET devices |
US10510851B2 (en) * | 2016-11-29 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low resistance contact method and structure |
CN108376683B (en) * | 2018-02-27 | 2020-11-20 | 武汉新芯集成电路制造有限公司 | Method for manufacturing source electrode and semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4697333A (en) * | 1985-02-20 | 1987-10-06 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device using amorphous silicon as a mask |
US20080311717A1 (en) * | 2005-08-29 | 2008-12-18 | Constantin Bulucea | Fabrication of semiconductor architecture having field-effect transistors especially suitable for analog applications |
US8638594B1 (en) * | 2009-12-02 | 2014-01-28 | Altera Corporation | Integrated circuits with asymmetric transistors |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5672530A (en) * | 1993-03-22 | 1997-09-30 | Sharp Microelectronics Technology, Inc. | Method of making MOS transistor with controlled shallow source/drain junction |
US5595919A (en) * | 1996-02-20 | 1997-01-21 | Chartered Semiconductor Manufacturing Pte Ltd. | Method of making self-aligned halo process for reducing junction capacitance |
KR100373855B1 (en) * | 2001-01-20 | 2003-02-26 | 삼성전자주식회사 | Nand type flash memory device and method of forming the same |
US7187031B2 (en) * | 2002-05-31 | 2007-03-06 | Sharp Kabushiki Kaisha | Semiconductor device having a low dielectric constant film and manufacturing method thereof |
US7217984B2 (en) * | 2005-06-17 | 2007-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Divided drain implant for improved CMOS ESD performance |
US7678674B1 (en) * | 2005-08-26 | 2010-03-16 | Spansion Llc | Memory cell dual pocket implant |
US7983093B2 (en) * | 2006-08-24 | 2011-07-19 | Synopsys, Inc. | Non-volatile memory cell with BTBT programming |
US20110303990A1 (en) * | 2010-06-09 | 2011-12-15 | St Microelectronics | Semiconductor Device and Method Making Same |
-
2014
- 2014-08-07 CN CN201410387740.5A patent/CN105336781A/en active Pending
-
2015
- 2015-08-06 US US14/820,547 patent/US9673278B2/en active Active
-
2017
- 2017-04-26 US US15/498,295 patent/US20170229540A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4697333A (en) * | 1985-02-20 | 1987-10-06 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device using amorphous silicon as a mask |
US20080311717A1 (en) * | 2005-08-29 | 2008-12-18 | Constantin Bulucea | Fabrication of semiconductor architecture having field-effect transistors especially suitable for analog applications |
US8638594B1 (en) * | 2009-12-02 | 2014-01-28 | Altera Corporation | Integrated circuits with asymmetric transistors |
Also Published As
Publication number | Publication date |
---|---|
US9673278B2 (en) | 2017-06-06 |
US20160043176A1 (en) | 2016-02-11 |
CN105336781A (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5130269B2 (en) | Method for manufacturing transistor and memory cell having very short gate shape | |
EP2833408B1 (en) | Split gate non-volatile memory cell | |
US7320913B2 (en) | Methods of forming split-gate non-volatile memory devices | |
US20100155858A1 (en) | Asymmetric extension device | |
US20080093647A1 (en) | Split gate non-volatile memory devices and methods of forming the same | |
US9012317B2 (en) | Flash memory and fabrication method thereof | |
US20120056257A1 (en) | Non-Volatile Memory System with Modified Memory Cells | |
US6963108B1 (en) | Recessed channel | |
CN107527917B (en) | 1.5T depletion type SONOS non-volatile memory and manufacturing method thereof | |
US8580662B2 (en) | Manufacture method of a split gate nonvolatile memory cell | |
US20170229540A1 (en) | Non-volatile memory device having reduced drain and read disturbances | |
US20160099348A1 (en) | High voltage double-diffused mos (dmos) device and method of manufacture | |
JP2558961B2 (en) | Method for manufacturing semiconductor device | |
CN107785425B (en) | Semiconductor device and method of forming the same | |
CN106206748B (en) | SONOS device and manufacturing method thereof | |
US7429512B2 (en) | Method for fabricating flash memory device | |
US6773990B1 (en) | Method for reducing short channel effects in memory cells and related structure | |
US9847397B2 (en) | Method of forming split gate memory with improved reliability | |
CN105742249A (en) | Method for improving SONOS memory reading operation capability | |
US9136276B1 (en) | Memory cell structure and method for forming the same | |
CN113314417B (en) | Semiconductor device and method of forming the same | |
KR20100030798A (en) | Flash memory device and method for manufacturing thereof | |
CN112002694B (en) | SONOS memory and manufacturing method thereof | |
KR100525911B1 (en) | Method of manufacturing high voltage transistor in semiconductor device | |
CN109103191B (en) | Process integration method for improving erasure-related failure of flash memory unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, CHENGCHENG;REEL/FRAME:042190/0932 Effective date: 20150805 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |