US20150333175A1 - Semiconductor device and method for manufacturing same - Google Patents
Semiconductor device and method for manufacturing same Download PDFInfo
- Publication number
- US20150333175A1 US20150333175A1 US14/377,430 US201314377430A US2015333175A1 US 20150333175 A1 US20150333175 A1 US 20150333175A1 US 201314377430 A US201314377430 A US 201314377430A US 2015333175 A1 US2015333175 A1 US 2015333175A1
- Authority
- US
- United States
- Prior art keywords
- trench
- region
- semiconductor
- impurity region
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 236
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 53
- 238000000034 method Methods 0.000 title claims abstract description 48
- 239000012535 impurity Substances 0.000 claims abstract description 267
- 239000000758 substrate Substances 0.000 claims abstract description 99
- 238000000137 annealing Methods 0.000 claims abstract description 70
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 141
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 131
- 210000000746 body region Anatomy 0.000 claims description 113
- 239000007789 gas Substances 0.000 claims description 36
- 239000012298 atmosphere Substances 0.000 claims description 35
- 239000002019 doping agent Substances 0.000 claims description 25
- 230000002093 peripheral effect Effects 0.000 claims description 13
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 9
- 239000001257 hydrogen Substances 0.000 claims description 9
- 229910052739 hydrogen Inorganic materials 0.000 claims description 9
- 239000011261 inert gas Substances 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 211
- 108091006146 Channels Proteins 0.000 description 60
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 21
- 229910052814 silicon oxide Inorganic materials 0.000 description 21
- 150000002500 ions Chemical class 0.000 description 18
- 230000003071 parasitic effect Effects 0.000 description 14
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 12
- 230000005684 electric field Effects 0.000 description 12
- 229910052786 argon Inorganic materials 0.000 description 11
- 238000005468 ion implantation Methods 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 9
- 239000013078 crystal Substances 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 9
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 8
- 230000015556 catabolic process Effects 0.000 description 8
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 8
- 230000003647 oxidation Effects 0.000 description 8
- 238000007254 oxidation reaction Methods 0.000 description 8
- 229910052698 phosphorus Inorganic materials 0.000 description 8
- 239000011574 phosphorus Substances 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 230000005669 field effect Effects 0.000 description 6
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000004151 rapid thermal annealing Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 229910052757 nitrogen Inorganic materials 0.000 description 5
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 5
- ATUOYWHBWRKTHZ-UHFFFAOYSA-N Propane Chemical compound CCC ATUOYWHBWRKTHZ-UHFFFAOYSA-N 0.000 description 4
- 238000009825 accumulation Methods 0.000 description 4
- 230000004913 activation Effects 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 230000006872 improvement Effects 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 2
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 2
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000001294 propane Substances 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 239000012300 argon atmosphere Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/048—Making electrodes
- H01L21/049—Conductor-insulator-semiconductor electrodes, e.g. MIS contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/6606—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
Definitions
- the present disclosure relates to semiconductor devices and manufacturing method of the semiconductor devices, and in particular, to semiconductor devices (power semiconductor devices) capable of withstanding a high voltage and a large current.
- SiC Silicon carbide
- SiC of which the band gap and the dielectric breakdown voltage strength are greater than those of silicon (Si)
- SiC is a semiconductor material which is expected to be applied to next-generation low-loss power devices, for example.
- SiC exists in various polytypes such as 3C—SiC which is a cubic system, 6H—SiC and 4H—SiC which are hexagonal systems.
- 4H—SiC is generally used for producing silicon carbide semiconductor devices.
- a typical power device including SiC and serving as a switching element is a field effect transistor such as a metal insulator semiconductor field effect transistor (hereinafter referred to as a “MISFET”) or a metal semiconductor field effect transistor (hereinafter referred to as a “MESFET”).
- MISFET metal insulator semiconductor field effect transistor
- MOSFET metal oxide semiconductor field effect transistor
- Such a switching element can be switched, by means of a voltage applied between its gate electrode and source electrode, between the on state in which a drain current of several amperes or more flows and the off state in which no drain current flows. In the off state, the switching element can withstand a high voltage of several hundred volts or more.
- a Schottky diode and a pn diode are typically used as rectifier elements, for example. These diodes are expected to serve as rectifier elements capable of withstanding a large current and a high voltage.
- SiC has a dielectric breakdown field and a thermal conductivity which are greater than those of Si
- designing a power device including SiC (a SiC power device) capable of withstanding a high voltage with low loss is easier than designing a Si power device capable of withstanding a high voltage with low loss. Accordingly, it is possible to produce a SiC power device which performs as well as a Si power device, and has considerably reduced area and thickness as compared to those of the Si power device.
- a power device such as a MISFET
- vertical power MISFETs with a trench gate structure have been proposed as a replacement for devices having a conventional planar gate structure. Since a MISFET with a trench gate structure includes a channel region formed on the side faces of a trench formed in a semiconductor layer, the unit cell area can be reduced and the integration density of the device can be increased.
- a conventional semiconductor device which is a vertical MOSFET having a trench gate structure will be described below.
- the conventional semiconductor device includes a substrate made of silicon carbide, a silicon carbide layer including an N-type drift region and a P-type body region and formed on the substrate, and an N-type source region formed in a portion of a surface of the body region.
- the conventional semiconductor device further includes a trench penetrating the source region and the body region and reaching the drift region, a gate insulating film covering the side faces and the bottom of the trench, and a gate electrode occupying the inside of the trench and located on the gate insulating film.
- a source electrode being in contact with the source region and the body region is provided on the silicon carbide layer, and a drain electrode is provided on the back face of the substrate.
- PATENT DOCUMENT 1 Japanese Unexamined Patent Publication No. 2001-267570
- PATENT DOCUMENT 2 Japanese Unexamined Patent Publication No. 2009-33036
- positional misalignment is likely to occur between the P-type region and the trench.
- the misalignment disadvantageously causes an end portion of the trench bottom to be left uncovered by the P-type region, and concentration of electric field occurs in the end portion, resulting in a dielectric breakdown.
- the P-type region extends outside from the trench bottom toward the principal face of the substrate.
- a depletion area increases in a portion of the drift region (of N-type) located between the extending portion of the P-type region and the body region (of P-type), resulting in a disadvantage that a parasitic resistance component (a Junction FET (JFET) resistance component) increases and on-resistance of the semiconductor device increases. It is possible to form a P-type region which is larger than the bottom of a trench and surely covers the bottom of the trench. In such a case, however, the parasitic resistance component is likely to increase.
- JFET Junction FET
- a method for manufacturing a semiconductor device of the present disclosure includes the steps of: forming, on a principal face of a substrate, a semiconductor layer including a first semiconductor region of a first conductivity type; forming, in the semiconductor layer, a trench having a bottom located in the first semiconductor region; and forming a trench bottom impurity region being of a second conductivity type and covering the bottom of the trench by performing annealing to cause part of the semiconductor layer to move to be placed on the bottom of the trench, where the part corresponds to an upper corner portion of the trench.
- a semiconductor device of the present disclosure includes: a substrate; a semiconductor layer formed on a principal face of the substrate and including a first semiconductor region of a first conductivity type; a trench formed in the semiconductor layer and having a bottom located in the first semiconductor region; and a trench bottom impurity region being of the second conductivity type and covering the bottom of the trench, wherein in an upper peripheral portion of the trench, an upper face of the semiconductor layer is downwardly oblique toward an inside of the trench.
- the impurity region can be formed on the bottom of the trench without misalignment. It is thus possible to reduce concentration of electric field and increase in on-resistance which can be caused by the misalignment.
- FIGS. 1A and 1B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of an illustrative semiconductor device according to a first embodiment of the present disclosure.
- FIGS. 2A-2D illustrate steps of a method for manufacturing the illustrative semiconductor device.
- FIGS. 3A-3C illustrate steps subsequent to the step of FIG. 2D of the method for manufacturing the illustrative semiconductor device.
- FIGS. 4A and 4B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of a semiconductor device according to a variation of the first embodiment of the present disclosure.
- FIGS. 5A and 5B illustrate steps of a method for manufacturing the semiconductor device of the variation.
- FIGS. 6A-6C illustrate steps subsequent to the step of FIG. 5B of the method for manufacturing the semiconductor device of the variation.
- FIGS. 7A-7C illustrate steps subsequent to the step of FIG. 6C of the method for manufacturing the semiconductor device of the variation.
- FIG. 8 is a cross-sectional view schematically illustrating a structure of an example of a diode to which the structure of the semiconductor device of the first embodiment is applied.
- FIGS. 9A and 9B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of an illustrative semiconductor device according to a second embodiment of the present disclosure.
- FIGS. 10A-10D illustrate steps of a method for manufacturing the illustrative semiconductor device.
- FIGS. 11A-11C illustrate steps subsequent to the step of FIG. 10D of the method for manufacturing the illustrative semiconductor device.
- FIGS. 12A and 12B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of a semiconductor device according to a variation of the second embodiment of the present disclosure.
- FIGS. 13A and 13B illustrate steps of a method for manufacturing the semiconductor device of the variation.
- FIGS. 14A-14C illustrate steps subsequent to the step of FIG. 13B of the method for manufacturing the semiconductor device of the variation.
- FIGS. 15A-15C illustrate steps subsequent to the step of FIG. 14C of the method for manufacturing the semiconductor device of the variation.
- FIG. 16 is a cross-sectional view schematically illustrating a structure of an example of a diode to which the structure of the semiconductor device of the second embodiment is applied.
- Patent Document 2 A method in which, after formation of a trench, a P-type region is formed on the bottom of the trench by ion implantation has conventionally been proposed (see Patent Document 2). According to the method of Patent Document 2, however, since ions are implanted into the bottom of the trench which has already been formed, the wall of the trench suffers roughness and the like caused by ion implantation damage and activation annealing. The roughness and the like reduce channel mobility and reliability of a gate insulating film.
- a semiconductor device of the present disclosure includes a substrate, a semiconductor layer provided on a principal face of the substrate and including a first semiconductor region of a first conductivity type (e.g. N-type), a trench (a recess) formed in the semiconductor layer and having a bottom located in the first semiconductor region; and a trench bottom impurity region being of the second conductivity type (e.g., P-type) and covering the bottom of the trench, wherein, in an upper peripheral portion of the trench, an upper face of the semiconductor layer is downwardly oblique toward an inside of the trench.
- a first conductivity type e.g. N-type
- a trench a recess
- P-type the second conductivity type
- the trench bottom impurity region is formed by performing annealing to cause part of the semiconductor layer (e.g., silicon carbide) corresponding to an upper corner portion of the trench to move to the bottom of the trench. Accordingly, the trench bottom impurity region is formed in a self-aligned manner so as to cover the trench bottom, and the side faces of the trench coincide with the side faces of the trench bottom impurity region. It is thus possible to prevent concentration of electric field and increase in on-resistance which can be caused by misalignment.
- the semiconductor layer e.g., silicon carbide
- the semiconductor device may be a MISFET having a trench gate structure. That is, the semiconductor layer includes a drift region which is the first semiconductor region, a body region which is of the second conductivity type and provided on the drift region, and a second semiconductor region (a source region) which is of the first conductivity type and provided on the body region.
- the trench penetrates the second semiconductor region and the body region, and reaches the inside of the drift region.
- the semiconductor device further includes a gate insulating film covering the side faces of the trench and an upper face of the trench bottom impurity region, and a gate electrode provided on the gate insulating film and extending at least in the trench.
- the semiconductor device may further include a channel layer which is of the first conductivity type and provided at least between the body region and the gate insulating film. It is preferable that the impurity concentration of the channel layer is higher than that of the drift region.
- the thus configured channel layer makes depletion unlikely to occur in the first conductivity type region located between the body region and the trench bottom impurity region formed on the trench bottom. Consequently, it is possible to reduce a parasitic resistance component (a JFET resistance component).
- a method for manufacturing the semiconductor device of the present disclosure includes the steps of: forming, on a principal face of a substrate, a semiconductor layer including a first semiconductor region of a first conductivity type; forming, in the semiconductor layer, a trench extending in the semiconductor layer and having a bottom located in the first semiconductor region; and forming a trench bottom impurity region being of a second conductivity type and covering the bottom of the trench by performing annealing to cause part of the semiconductor layer corresponding to an upper corner portion of the trench to move to be placed on the bottom of the trench.
- the annealing is performed in an atmosphere containing a dopant gas of the second conductivity type, thereby forming the trench bottom impurity region of the second conductivity type.
- a trench top impurity region of the second conductivity type is formed, in advance, in the trench upper corner portion, and part of the trench top impurity region is caused to move to the trench bottom, thereby forming the trench bottom impurity region of the second conductivity type.
- the trench bottom impurity region can be formed in a self-aligned manner with respect to the trench, and misalignment can be reduced. It is accordingly possible to reduce or prevent concentration of electric field and increase in the on-resistance which can be caused by the misalignment.
- the trench bottom impurity region can be formed by performing annealing, the wall of the trench does not suffer damage which could be caused by ion implantation.
- the manufacturing method enables formation of the trench bottom impurity region at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of the trench can be reduced as compared to a case where ion implantation is performed.
- the semiconductor layer may be formed so as to include a drift region which is a first semiconductor region and of a first conductivity type, a body region which is of the second conductivity type and provided on the drift region, and an impurity region which is of the first conductivity type and provided on the body region.
- a trench top impurity region of the second conductivity type may be formed on the impurity region of the first conductivity type. The trench may penetrate the second semiconductor region and the body region, and reach the inside of the drift region.
- the manufacturing method may further include a step of forming a gate insulating film covering the side faces of the trench and the upper face of the trench bottom impurity region, and a step of forming a gate electrode extending on the gate insulating film and at least in the trench.
- a semiconductor device which is, e.g., a MISFET can be manufactured.
- the manufacturing method may further include a step of epitaxially growing an epitaxial layer (a channel layer) which is of the first conductivity type and has an impurity concentration higher than that of the drift region on side faces of the body region constituting part of the side faces of the trench.
- etching may be performed in a hydrogen atmosphere.
- the semiconductor device 100 includes a plurality of unit cells each of which is a SiC-metal-insulator-semiconductor field-effect transistor (SiC-MISFET) having a trench gate structure.
- SiC-MISFET SiC-metal-insulator-semiconductor field-effect transistor
- FIG. 1A schematically illustrates a cross-sectional configuration of one of the plurality of unit cells included in the semiconductor device 100 .
- FIG. 1B schematically illustrates an exemplary configuration of the semiconductor device 100 viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this embodiment).
- FIG. 1A is the cross-sectional view taken along the line Ia-Ia′ in FIG. 1B .
- FIG. 1B illustrates an arrangement of body regions 3 , source regions 4 , and trenches 5 while omitting the other components.
- the illustrated trenches 5 each have a rectangular shape as viewed from above, each unit cell may have another shape (e.g., a square shape or a polygonal shape).
- Each unit cell of the semiconductor device 100 includes a substrate 1 .
- a silicon carbide substrate (a SiC substrate) of N-type (the first conductivity type) having a (0001) Si plane serving as the principal face can be used for example.
- the substrate 1 is not limited to this.
- a SiC substrate having a C plane serving as the principal face may be used as the substrate 1 .
- the substrate 1 may have any polytype structure. In this embodiment, a 4H—SiC substrate is used as an example.
- a silicon carbide layer 2 which is, e.g., an epitaxial layer is formed.
- the silicon carbide layer 2 includes a drift region 2 d of the first conductivity type (N-type in this embodiment) formed on the principal face of the substrate 1 , the body region 3 of the second conductivity type (P-type in this embodiment) formed on the drift region 2 d (i.e. a first semiconductor region), and the source region 4 (i.e., a second semiconductor region) of the first conductivity type (N-type) formed in an upper portion of the body region 3 .
- the substrate 1 is of the first conductivity type (N-type), and has an impurity concentration higher than that of the drift region 2 d.
- the source region 4 is enclosed with the body region 3 at the bottom face and the side faces.
- the silicon carbide layer 2 is a silicon carbide layer formed by epitaxial growth.
- the silicon carbide layer 2 may be formed by implanting N-type or P-type impurity ions into a portion of the substrate 1 located near the principal face of the substrate 1 .
- a trench 5 penetrates, from a principal face 52 (i.e. a Si plane), the body region 3 and the source region 4 , and reaches the drift region 2 d.
- the trench 5 has a trench sidewall 50 which is perpendicular to the principal face 52 of the silicon carbide layer 2 . The width of an upper portion of the trench 5 increases upwardly.
- the trench 5 has a trench bottom 53 , the trench sidewall 50 , and a trench upper side face 51 .
- the trench upper side face 51 is located between the trench sidewall 50 and a portion of the principal face 52 of the silicon carbide layer 2 surrounding the trench 5 , and different from the trench sidewall 50 and the principal face 52 of the silicon carbide layer 2 .
- the trench upper side face 51 may be substantially plane or rounded.
- the trench sidewall 50 may be oblique relative to the principal face 52 of the silicon carbide layer 2 . If this is the case, the trench 5 has, in the upper portion, the trench upper side face 51 which is more oblique than the oblique trench sidewall 50 . That is, the trench 5 is formed such that the width of its upper portion increases upwardly, as compared to the portion below the upper portion.
- a trench bottom impurity region 7 of the second conductivity type (P-type) is formed in the trench 5 such that the trench bottom impurity region 7 covers a surface of the trench bottom 53 .
- the upper face of the trench bottom impurity region 7 is downwardly convex (in other words, is concave).
- the trench bottom 53 corresponds to a portion of the upper face of the drift region 2 d located under the trench 5 . Since the trench bottom impurity region 7 covers the trench bottom 53 , the trench bottom 53 corresponds to the interface between the drift region 2 d and the trench bottom impurity region 7 .
- the upper face of the trench bottom impurity region 7 is located below the interface between the drift region 2 d and the body region 3 .
- the distance H 1 extending between an upper end of the trench bottom impurity region 7 and a bottom face of the body region 3 is preferably set to 0.1 ⁇ m or more, for example. Further, the trench sidewall 50 coincides with the side faces of the trench bottom impurity region 7 .
- a gate insulating film 8 covering at least the trench sidewall 50 and the trench bottom impurity region 7 is formed in the trench 5 .
- the gate insulating film 8 is also in contact with the trench upper side face 51 .
- the gate insulating film 8 is, e.g., a silicon oxide film formed by thermal oxidation or a silicon oxide film containing nitrogen (N).
- a gate electrode 9 is formed on the gate insulating film 8 in the trench 5 . It is sufficient that the gate electrode 9 covers at least the body region 3 . Here, for example, the trench 5 is filled with the gate electrode 9 . Thus, the gate electrode 9 is insulated from the silicon carbide layer 2 by the gate insulating film 8 .
- a source electrode 10 shared by the source and the body is formed on the silicon carbide layer 2 such that the source electrode 10 is in contact with both of the body region 3 and the source region 4 . Further, a drain electrode 11 is provided on the back face of the substrate 1 .
- the semiconductor device 100 includes the thus configured MISFETs having the trench gate structure.
- each MISFET When the source electrode 10 is connected to a ground potential and a bias which is negative relative to a threshold is applied to the gate electrode 9 , each MISFET enters an accumulation state in which positive holes are induced in an area located between the source region 4 and the drift region 2 d and near the interface between the body region 3 and the gate insulating film 8 . Under this state, since the paths of electrons serving as conductive carriers are interrupted, no current is allowed to pass (the off state).
- each MISFET When a positive bias greater than the threshold is applied to the gate electrode 9 , each MISFET enters an inversion state in which electrons are induced between the source region 4 and the drift region 2 d and near the interface between the body region 3 and the gate insulating film 8 , thereby causing an inversion layer to be formed. Consequently, the carriers flow through the source electrode 10 , the source region 4 , the inversion layer (not shown) extending in the body region 3 and being in contact with the gate insulating film 8 , the drift region 2 d, the substrate 1 , and the drain electrode 11 , in this order (the on state).
- the trench bottom impurity region 7 is formed by causing silicon carbide of an upper corner portion (an upper peripheral portion) of the trench 5 to move and cover the bottom of trench 5 . Accordingly, the trench sidewall 50 of the trench 5 coincides with the side faces of the trench bottom impurity region 7 nearly without misalignment.
- each MISFET of the semiconductor device 100 it is ensured that the trench bottom impurity region 7 of the second conductivity type (P-type) covers the trench bottom 53 . Therefore, even when a high voltage is applied between the source and the drain, an electric field to be applied to the trench bottom 53 can be reduced. Consequently, it is ensured that each MISFET withstands the high voltage, and damage to the MISFET can be prevented or reduced.
- P-type the second conductivity type
- depletion occurs in a portion of the drift region 2 d located between a P-type region extending from the bottom of the trench 5 toward the principal face 52 and the body region 3 (of P-type), and the depletion results in an increase in a parasitic resistance component (a JFET resistance component).
- a JFET resistance component a parasitic resistance component
- a step illustrated in FIG. 2A is performed.
- the silicon carbide layer 2 including the drift region 2 d, the body region 3 , and the source region 4 is formed on the substrate 1 .
- a 4H-silicon carbide substrate of the first conductivity type (N-type in this embodiment) having an off-angle of 4° relative to its (0001) Si plane is used.
- the silicon carbide layer 2 of N-type is epitaxially grown on the (0001) Si plane of the substrate 1 .
- the silicon carbide layer 2 has a carrier concentration of 8 ⁇ 10 15 cm ⁇ 3 and a thickness of 12 ⁇ m, for example.
- nitrogen is used for example.
- the P-type body region 3 is formed in a surface portion of the silicon carbide layer 2 .
- the body region 3 has a carrier concentration of 2 ⁇ 10 18 cm ⁇ 3 and a thickness of 1.2 ⁇ m, for example.
- the body region 3 is formed by implanting P-type impurity ions (e.g. Al ions) into the silicon carbide layer 2 , for example. In the silicon carbide layer 2 , the potion where the body region 3 does not extend serves as the drift region 2 d.
- P-type impurity ions e.g. Al ions
- the body region 3 may be epitaxially grown on the N-type silicon carbide layer 2 while supplying a P-type dopant (e.g., trimethylaluminum).
- a P-type dopant e.g., trimethylaluminum
- the N-type source region 4 is formed in an upper portion of the body region 3 .
- the source region 4 has a carrier concentration of 5 ⁇ 10 19 cm ⁇ 3 and a thickness of 0.6 ⁇ m, for example.
- the source region 4 is formed by implanting N-type impurity ions (e.g., N ions) into the body region 3 with the use of a mask layer (not shown) formed on the silicon carbide layer 2 and made of, e.g., a silicon oxide or polysilicon.
- annealing is performed in an inert atmosphere and at 1700° C. for about 30 minutes, for example. This annealing activates the impurities implanted in the body region 3 and the source region 4 .
- the trench 5 is formed in the silicon carbide layer 2 .
- the trench 5 is formed such that the trench 5 penetrates the source region 4 and the body region 3 , and has the trench bottom 53 located in the drift region 2 d.
- a mask layer such as a plasma oxide film is formed on part of the source region 4 , and then, reactive ion etching (RIE) is performed using the mask layer as a mask.
- RIE reactive ion etching
- the trench sidewall 50 of the trench 5 is substantially perpendicular to the principal face of the substrate 1 .
- the trench sidewall 50 may be oblique relative to the direction of a normal to the principal face of the substrate 1 .
- the trench 5 may have a tapered or reverse-tapered shape of which the width varies along the height.
- the trench bottom impurity region 7 which is of the second conductivity type (P-type in this embodiment) and covers the trench bottom 53 is formed by causing part of silicon carbide of an upper corner portion of the trench 5 to move to be placed on the trench bottom 53 while doping the silicon carbide with a dopant 16 of the second conductivity type.
- the substrate 1 having the silicon carbide layer 2 (including the source region 4 , the body region 3 , and the drift region 2 d ) formed thereon is annealed in an atmosphere of argon (Ar) gas containing a P-type dopant gas (e.g., trimethylaluminum or diborane) and at 1530° C. and 200 mbar (200 hPa).
- the annealing time is five minutes, for example.
- This annealing causes part of silicon carbide of the upper corner portion of the trench 5 to move to be placed on the trench bottom 53 .
- the silicon carbide having moved is doped with the P-type dopant 16 contained in the annealing atmosphere, and consequently, the trench bottom impurity region 7 which is a P-type region is formed.
- the carrier concentration of the trench bottom impurity region 7 can be adjusted by changing a flow rate of the dopant 16 and the annealing conditions.
- the carrier concentration of the trench bottom impurity region 7 is from the range of 10 16 cm ⁇ 3 to the range of 10 18 cm ⁇ 3 , for example.
- the silicon carbide of the trench bottom impurity region 7 it is possible to cause the silicon carbide of the trench bottom impurity region 7 to be lattice-matched with the silicon carbide of the trench bottom 53 and the trench sidewall 50 , and to have few crystal defects and high crystal quality. It is presumed that the movement of silicon carbide during formation of the trench bottom impurity region 7 is caused by surface diffusion. However, the present disclosure is not limited to the case where surface diffusion actually causes the movement of silicon carbide.
- the upper face of the source region 4 is likely to become downwardly oblique toward the inside of the trench 5 in the upper peripheral portion of the trench 5 .
- the upper face of the source region 4 i.e., the upper corner portion of the trench 5
- the upper corner portion of the trench 5 is likely to have a rounded shape.
- the upper face of the trench bottom impurity region 7 is likely to be formed in a roundly concave plane.
- the upper face is curved and has a curvature radius of about 0.2-0.3 ⁇ m, for example.
- the annealing can eliminate damage to the crystals on the surface of the trench 5 caused by the RIE performed to form the trench 5 . Further, if a sub-trench (a portion further recessed by a large amount of etching on the trench bottom and near the sidewall of the trench) has been formed in a corner portion of the trench bottom 53 , the sub-trench is filled with silicon carbide caused to move during the annealing and becomes negligible.
- the annealing can form the trench bottom impurity region 7 in a shape which is in contact only with part of a lower portion of the trench sidewall 50 and covers the upper face of the trench bottom 53 .
- annealing in a hydrogen atmosphere may be performed.
- hydrogen etches and removes an unnecessary P-type region which can have been formed on the trench sidewall 50 in the formation of the trench bottom impurity region 7 . In this manner, a current path is ensured and a rise in the on-resistance can be reduced.
- the upper end of the trench bottom impurity region 7 is located below the interface between the body region 3 and the drift region 2 d, and the dimension H 1 between the upper end and the interface is equal to or larger than a predetermined value (e.g., 0.1 ⁇ m).
- the conditions of the annealing are not limited those described above.
- the annealing may be performed in an atmosphere of an inert gas such as argon gas, a hydrogen atmosphere, an atmosphere of a chlorine-based gas, or an atmosphere containing a mixture of the forgoing gases.
- an atmosphere is caused to contain the dopant 16 .
- the annealing temperature is not particularly limited, it is preferable to perform the annealing at a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C., for example. At a temperature equal to or higher than 1500° C., it is possible to cause silicon carbide to move to form the trench bottom impurity region 7 within a short time of one hour or less. At a temperature equal to or lower than 1600° C., it is possible to reduce occurrence of severe roughness such as step bunching and Si missing on the surface of the silicon carbide layer 2 . It is desirable to adjust appropriately the specific conditions of the annealing such that the depth and the width of the trench 5 will be within tolerance determined in view of device design.
- the annealing temperature may be set lower than a temperature at which a silicon carbide substrate is annealed.
- the gate insulating film 8 covering the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , and the trench upper side face 51 is formed.
- the substrate 1 above which the trench 5 has been formed is washed, and then, placed in a thermal oxidation furnace, where the substrate 1 is subjected to processing in a dry oxidation atmosphere at 1200° C. for half an hour.
- a silicon oxide film (a thermal oxide film) serving as the gate insulating film 8 is formed on the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , and the trench upper side face 51 .
- the gate electrode 9 is formed such that the gate electrode 9 extends in the trench 5 , above the upper surface of the silicon carbide layer 2 , and on the gate insulating film 8 .
- a deposit of phosphorus (P)-doped polysilicon having a thickness of, e.g., 1000 nm is formed on the entire surface of the wafer by low pressure CVD (LP-CVD).
- LP-CVD low pressure CVD
- the wafer is subjected to rapid thermal annealing (RTA) in, e.g., an inert atmosphere at 1000° C. for 60 seconds to activate phosphorus.
- RTA rapid thermal annealing
- a mask layer such as a resist having an opening corresponding to the portion other than the trench 5 is formed.
- the polysilicon layer is then etched by RIE, thereby forming the gate electrode 9 . It is sufficient that the gate electrode 9 has a shape covering at least the sidewall of the body region 3 .
- the gate electrode 9 is not limited to the shape illustrated in FIG. 3B , and may occupy part of the inside of the trench 5 for example.
- the source electrode 10 is formed such that the source electrode 10 is in contact with the body region 3 and the source region 4 .
- the source electrode 10 is formed on the upper surface of the silicon carbide layer 2 so as to extend on the body region 3 and the source region 4 .
- an interlayer insulating film (not shown) covering the silicon carbide layer 2 and the gate electrode 9 is formed first.
- an opening through which part of the source region 4 and part of the body region 3 are exposed is formed in the interlayer insulating film.
- a conductive film e.g. a metal film of Ti
- annealing is performed as necessary. In this manner, the source electrode 10 being in ohmic contact with the source region 4 and the body region 3 is obtained.
- drain electrode 11 is formed on the back face (the face opposite to the principal face) of the substrate 1 .
- each of the unit cells of the semiconductor device which is a MISFET having a trench gate structure, can be obtained.
- the trench bottom impurity region 7 can be formed so as to cover the trench bottom 53 in a self-aligned manner. Accordingly, occurrence of misalignment is prevented, which can surely reduce concentration of electric field on the trench bottom 53 and can prevent dielectric breakdown of the gate insulating film 8 on the trench bottom 53 and a decrease in reliability of the gate insulating film 8 .
- the trench bottom impurity region 7 is formed by causing silicon carbide to move into the trench 5 , it is possible to make the width of the trench bottom impurity region 7 equivalent to the width of the trench 5 . Accordingly, it is possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion.
- a JFET resistance component a parasitic resistance component
- the trench bottom impurity region 7 is formed by performing the annealing, the trench bottom 53 does not suffer damage which could be caused by ion implantation.
- this manufacturing method enables formation of the trench bottom impurity region 7 at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of the trench 5 can be reduced as compared to a case where ion implantation is performed.
- the trench bottom impurity region 7 is epitaxially grown on, and lattice-matched with the trench bottom 53 , the trench bottom impurity region 7 has high quality crystallinity. Consequently, the gate insulating film 8 formed on the trench bottom impurity region 7 can be improved in reliability.
- a nitrogen-containing silicon oxide film may be formed instead of the silicon oxide film. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface between the gate insulating film 8 and the body region 3 , improvement of channel mobility is expected.
- the gate insulating film 8 may include a film other than the thermal oxide film.
- a deposited film formed by, e.g., chemical vapor deposition (CVC) or sputtering may be used as the gate insulating film 8 .
- FIG. 4A schematically illustrates a cross-sectional configuration of one of a plurality of unit cells included in a semiconductor device 300 according to this variation.
- FIG. 4B schematically illustrate an exemplary configuration of the semiconductor device viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this variation).
- FIG. 4A is the cross-sectional view taken along the line IVa-IVa′ in FIG. 4B .
- components which are the same as those of the semiconductor device 100 illustrated in FIGS. 1A and 1B are denoted by the same reference characters. The following description will be mainly focused on differences between the semiconductor devices of the embodiment and the variation.
- each cell of the semiconductor device 300 of the variation includes, between the trench sidewall 50 and the gate insulating film 8 , a channel layer 12 made of silicon carbide of the first conductivity type (N-type in this variation).
- the channel layer 12 has a carrier concentration of 1 ⁇ 10 18 cm ⁇ 3 and a thickness of 20 nm, for example.
- the carrier concentration (the impurity concentration) of the channel layer 12 is preferably higher than the carrier concentrations of the drift region 2 d and the trench bottom impurity region 7 .
- the channel layer 12 is effective at reducing depletion in the N-type region (the drift region 2 d ) between the P-type body region 3 and the P-type trench bottom impurity region 7 . Accordingly, this variation can reduce a parasitic resistance component (a JFET resistance component) more surely than the configuration illustrated in FIGS. 1A and 1B does.
- the channel layer 12 may have either a single layer structure or a multilayer structure, provided that any layer included in the channel layer 12 has a carrier concentration higher than that of the drift region 2 d. It is sufficient to adjust the thickness of the channel layer 12 as appropriate in accordance with a design value of a gate threshold voltage.
- a MOSFET including the channel layer 12 of the first conductivity type (N-type in this variation) is called accumulation-type MOSFET, and operation of such an accumulation-type MOSFET is partially different from operation of a MOSFET which does not include the channel layer 12 (see FIGS. 1A and 1B ).
- the MOSFET In the off state where a bias which is negative relative to the threshold is applied to the gate electrode 9 , since the MOSFET enters a depletion state in which the PN junction between the channel layer 12 and the body region 3 causes depletion to occur in the channel layer 12 , no current is allowed to flow. In the on state where a positive bias greater than the threshold is applied to the gate electrode 9 , since the MOSFET enters an accumulation state in which a high density of electrons is accumulated in the channel layer 12 , a current is allowed to flow.
- a manufacturing method of the semiconductor device 300 of this variation is described next.
- the silicon carbide layer 2 including the drift region 2 d, the body region 3 , and the source region 4 is formed on the substrate 1 .
- the trench 5 is formed such that the trench 5 penetrates the source region 4 and the body region 3 of the silicon carbide layer 2 , and has the trench bottom 53 located in the drift region 2 d. It is sufficient to perform these steps in a manner similar to the steps described with reference to FIGS. 2A and 2B in the manufacturing method of the semiconductor device 100 .
- the trench bottom impurity region 7 which is of the second conductivity type (P-type in this variation) and covers the trench bottom 53 is formed in the following manner: annealing is performed in, e.g., an atmosphere of argon gas containing a P-type dopant gas, thereby causing part of silicon carbide of an upper corner portion of the trench 5 to move to be placed on the trench bottom 53 while doping the silicon carbide with the dopant 16 . More specifically, this step is sufficiently performed in a manner similar to the step described with reference to FIGS. 2C and 2D in the manufacturing method of the semiconductor device 100 .
- the channel layer 12 made of silicon carbide and serving as a channel layer is formed inside the trench 5 .
- the channel layer 12 is formed so as to cover the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , the trench upper side face 51 , the upper face of the source region 4 surrounding the trench 5 , and the upper face of the body region 3 .
- the channel layer 12 is made of silicon carbide of the first conductivity type (N-type in this variation) having a carrier concentration of 1 ⁇ 10 18 cm ⁇ 3 .
- the channel layer 12 is formed by using CVD apparatus for example.
- the CVD apparatus is supplied with a silicon-based gas (e.g. silane gas), a carbon-based gas (e.g. propane gas), and a dopant gas (e.g. Nitrogen gas if N-type is desired), and the CVD apparatus is heated to a temperature between 1500° C. and 1600° C. inclusive.
- a silicon-based gas e.g. silane gas
- a carbon-based gas e.g. propane gas
- a dopant gas e.g. Nitrogen gas if N-type is desired
- the channel layer 12 can be epitaxially grown in a wider temperature range (e.g., between 1450° C. and 1650° C. inclusive) in a sufficient manner.
- the channel layer 12 illustrated in FIG. 6C can be grown in the same apparatus in a continuous manner.
- channel layer 12 it is also possible to form, instead of the channel layer 12 , an N-type channel layer by implanting ions into the trench sidewall 50 . It is, however, more preferable to form the channel layer 12 by epitaxial growth because damage to crystals is reduced.
- the gate insulating film 8 covering the channel layer 12 in and around the trench 5 is formed.
- the gate insulating film 8 may be a silicon oxide film formed by thermal oxidation, a nitrogen-containing silicon oxide film, or a deposited film formed by CVD or sputtering.
- the gate insulating film 8 is sufficiently formed in a manner similar to the step described with reference to FIG. 3A in the manufacturing method of the semiconductor device 100 .
- the gate electrode 9 is formed such that the gate electrode 9 extends in the trench 5 , above the upper surface of the silicon carbide layer 2 , and on the gate insulating film 8 .
- the gate electrode 9 is sufficiently formed in a manner similar to the step described with reference to FIG. 3B in the manufacturing method of the semiconductor device 100 .
- the source electrode 10 is formed such that the source electrode 10 extends on the body region 3 and the source region 4 .
- the drain electrode 11 is formed on the back face (the face opposite to the principal face) of the substrate 1 .
- the source electrode 10 and the drain electrode 11 are sufficiently formed in a manner similar to the step described with reference to FIG. 3C in the manufacturing method of the semiconductor device 100 .
- the trench bottom impurity region 7 is also formed by causing silicon carbide of the upper corner portion of the trench 5 to move to cover the trench bottom 53 while doping the silicon carbide with the dopant 16 . Accordingly, the semiconductor device 300 offers advantages similar to those offered by the semiconductor device 100 . Specifically, the trench bottom impurity region 7 formed in a self-aligned manner relative to the trench 5 without allowing misalignment, which can prevent dielectric breakdown of the gate insulating film 8 on the trench bottom 53 and a decrease in reliability of the gate insulating film 8 .
- the channel layer 12 can reduce production of the parasitic resistance component (the JFET resistance component) more surely, as described above.
- the drift region 2 d is of N-type whereas the trench bottom impurity region 7 is of P-type.
- the semiconductor devices may include the drift region 2 d of P-type and the trench bottom impurity region 7 of N-type.
- the above-described semiconductor devices may be configured such that the first conductivity type is P-type and the second conductivity type is N-type. If this is the case, to form the trench bottom impurity region 7 , silicon carbide is doped with an N-type dopant gas such as nitrogen or phosphine.
- the vertical MISFETs having a trench gate structure have been described as typical examples. It is, however, possible to apply, to semiconductor devices of other types the structure in which the trench, the first semiconductor region of the first conductivity type, and the trench bottom impurity region of the second conductivity type are combined, the manufacturing method of the structure, and in particular, the method for forming the trench bottom impurity region.
- the method for forming the trench bottom impurity region of the present disclosure may be applied to a P-type layer in a guard ring of a transistor or a diode, a P-type layer of a merged PiN and Shottky bather (MPS) diode, a P-type layer of a junction-barrier Schottky (JBS) diode, and the like. Since the method of the present disclosure does not employ ion implantation and CVD which are performed in conventional methods, the application of the method of the present disclosure is advantageous in that a P-type layer having high crystallinity and high quality can be selectively formed on a trench bottom, and is expected to improve reliability of the semiconductor device.
- MPS merged PiN and Shottky bather
- JBS junction-barrier Schottky
- the MPS diode refers to a diode designed to take advantage of the strengths of a PiN diode and a Schottky barrier diode.
- the JBS diode is capable of reducing a leak current of a Schottky bather by using a depletion layer at pn junction in addition to using the Schottky barrier.
- the JBS diode utilizes the pn junction to reduce the leak current.
- the MPS diode differs from the JBS diode in that, in the MPS diode, the current also flows to the pn junction, and thereby enabling obtainment of a large forward current at a relatively high forward voltage.
- Both of the MPS diode and the JBS diode have a structure in which a Schottky electrode is electrically connected to a P-type layer and an N-type layer.
- FIG. 8 is a cross-sectional view schematically illustrating a structure of a JBS diode to which the technique of the present disclosure is applied.
- the structure of FIG. 8 includes a substrate 61 of the first conductivity type (N-type in this example) and a semiconductor layer 63 of the first conductivity type (N-type) formed on the substrate 61 .
- a plurality of trenches 73 are arranged in the semiconductor layer 63 , and trench bottom impurity regions 65 of the second conductivity type (P-type in this example) are each formed so as to cover a corresponding one of the bottoms of the trenches 73 .
- a first electrode 69 extends in the trenches 73 and on the semiconductor layer 63 .
- the substrate 61 has a second electrode 71 formed on its back face. Part of an upper corner portion of each trench 73 is removed, and the upper surface of the semiconductor layer 63 is rounded for example.
- the upper face of each trench bottom impurity region 65 is curved and downwardly convex for example.
- the lower face of each trench bottom impurity region 65 may be flat, be extend in a sub-trench, or be rounded, for example.
- the first electrode 69 is made of a metal which causes a Schottky barrier to be formed on the semiconductor layer 63 .
- the semiconductor layer 63 is made of 4H—SiC, Ti is selected as a material for the first electrode 69 .
- the bottoms of the trenches 73 are protected by the trench bottom impurity regions 65 .
- Regions 101 which are located in an upper portion of the semiconductor layer 63 and in which no trenches extend and regions 102 of the semiconductor layer 63 each of which is located near corresponding one of the sidewalls of the trenches 73 are in Schottky junction with the first electrode 69 .
- the semiconductor device of FIG. 8 functions as a JBS diode.
- a forward bias is applied to the JBS diode, a diode current flows from the first electrode 69 to the second electrode 71 through the regions 101 and 102 .
- depletion layers extend from the pn junctions. These depletion layers overlap depletion layers extending from adjacent ones of the trench impurity regions 65 , thereby advantageously interrupt a leak current at the Schottky junction of the regions 101 and 102 .
- the MPS diode can be produced by, e.g., adjusting a carrier concentration of the trench bottom impurity regions 65 or annealing conditions of the first electrode 69 such that the trench bottom impurity regions 65 and the first electrode 69 are in ohmic contact.
- the above-described method for forming the trench bottom impurity region 7 of, e.g., the semiconductor device 100 can be utilized. Specifically, after forming the trenches 73 in the semiconductor layer 63 , annealing is performed in an argon atmosphere containing a P-type dopant gas (e.g., trimethylaluminum or diborane). This annealing causes semiconductor elements of the upper corner portions of the trenches 73 to move to the bottoms of the trenches 73 while doping the semiconductor elements with the dopant, thereby forming the trench bottom impurity regions 65 of P-type. Thus, the trench impurity regions 65 can be formed in a self-aligned manner with respect to the trenches 73 .
- a P-type dopant gas e.g., trimethylaluminum or diborane
- the semiconductor device is a silicon carbide semiconductor device, and specifically, includes a plurality of unit cells each of which is a SiC-metal-insulator-semiconductor field-effect transistor (SiC-MISFET) having a trench gate structure.
- SiC-MISFET SiC-metal-insulator-semiconductor field-effect transistor
- FIG. 9A schematically illustrates a cross-sectional configuration of one of the plurality of the unit cells included in the semiconductor device 100 a.
- FIG. 9B schematically illustrates an exemplary configuration of the semiconductor device 100 a viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this case).
- FIG. 9A is the cross-sectional view taken along the line Xia-XIa′ in FIG. 9B .
- FIG. 9B illustrates an arrangement of body regions 3 , source regions 4 , trench top impurity regions 6 , and trenches 5 while omitting the other components.
- the illustrated trenches 5 have a rectangular shape as viewed from above, each unit cell may have another shape (e.g., a square shape or a polygonal shape).
- Each unit cell includes a substrate 1 .
- a silicon carbide substrate (a SiC substrate) of N-type (the first conductivity type) having a (0001) Si plane serving as the principal face can be used for example.
- the substrate 1 is not limited to this.
- a SiC substrate having a C plane serving as the principal face may be used as the substrate 1 .
- the substrate 1 may have any polytype structure. In this embodiment, a 4H—SiC substrate is used as an example.
- the silicon carbide layer 2 includes a drift region (a first semiconductor region) 2 d of the first conductivity type (N-type in this embodiment) formed on the principal face of the substrate 1 , the body region 3 of the second conductivity type (P-type in this embodiment) formed on the drift region 2 d, the source region (a second semiconductor region) 4 of the first conductivity type (N-type) formed in an upper portion of the body region 3 , and the trench top impurity region 6 of the second conductivity type formed in an upper portion (i.e., an upper face portion) of the source region 4 .
- the substrate 1 is of the first conductivity type (N-type), and has an impurity concentration higher than that of the drift region 2 d.
- the source region 4 is enclosed with the body region 3 at the bottom face and the side faces.
- the silicon carbide layer 2 is a SiC layer formed by epitaxial growth.
- the silicon carbide layer 2 may be formed by implanting N-type or P-type impurity ions into a portion of the substrate 1 located near the principal face of the substrate 1 .
- a trench 5 penetrates, from a principal face 52 (i.e. a Si plane), the trench top impurity region 6 , the body region 3 , and the source region 4 , and reaches the drift region 2 d.
- the trench 5 has a trench sidewall 50 which is perpendicular to the principal face 52 of the silicon carbide layer 2 .
- the width of an upper portion of the trench 5 increases upwardly.
- the trench top impurity region 6 is located in an upper peripheral portion of the trench 5 .
- the upper face of the trench top impurity region 6 is downwardly oblique toward the inside of the trench 5 .
- the trench 5 has a trench bottom 53 , the trench sidewall 50 , and a trench upper side face 51 corresponding to the upper face of the trench top impurity region 6 .
- the trench upper side face 51 is located between the trench sidewall 50 and a portion of the principal face 52 of the silicon carbide layer 2 surrounding the trench 5 , and different from the trench sidewall 50 and the principal face 52 of the silicon carbide layer 2 .
- the trench upper side face 51 may be substantially plane or rounded.
- the trench sidewall 50 may be oblique relative to the principal face 52 of the silicon carbide layer 2 . If this is the case, the trench 5 has, in the upper portion, the trench upper side face 51 which is more oblique than the oblique trench sidewall 50 . That is, the trench 5 is formed such that the width of its upper portion increases upwardly, as compared to the portion below the upper portion.
- a trench bottom impurity region 7 of the second conductivity type (P-type) is formed in the trench 5 such that the trench bottom impurity region 7 covers the upper surface of the trench bottom 53 .
- the upper face of the trench bottom impurity region 7 is downwardly convex (in other words, is concave).
- the trench bottom 53 corresponds to a portion of the upper face of the drift region 2 d located under the trench 5 . Since the trench bottom impurity region 7 covers the trench bottom 53 , the trench bottom 53 corresponds to the interface between the drift region 2 d and the trench bottom impurity region 7 .
- the trench top impurity region 6 has an impurity concentration (a carrier concentration) higher than an impurity concentration (a carrier concentration) of the trench bottom impurity region 7 . It is preferable that the impurity concentration (the carrier concentration) of the trench top impurity region 6 is higher than an impurity concentration (a carrier concentration) of the source region 4 .
- the upper face of the trench bottom impurity region 7 is located below the interface between the drift region 2 d and the body region 3 .
- the distance H 1 extending between an upper end of the trench bottom impurity region 7 and the bottom face of the body region 3 is preferably set to 0.1 ⁇ m or more, for example. Further, the trench sidewall 50 coincides with the side faces of the trench bottom impurity region 7 .
- a gate insulating film 8 covering at least the trench sidewall 50 and the trench bottom impurity region 7 is formed in the trench 5 .
- the gate insulating film 8 is also in contact with the trench upper side face 51 , i.e., the upper face of the trench top impurity region 6 and a portion of the upper face of the source region 4 .
- the gate insulating film 8 is, e.g., a silicon oxide film formed by thermal oxidation or a silicon oxide film containing nitrogen (N).
- a gate electrode 9 is formed on the gate insulating film 8 in the trench 5 .
- the trench 5 is filled with the gate electrode 9 .
- the gate electrode 9 is insulated from the silicon carbide layer 2 by the gate insulating film 8 .
- a source electrode 10 shared by the source and the body is formed on the silicon carbide layer 2 such that the source electrode 10 is in contact with both of the body region 3 and the source region 4 . Further, a drain electrode 11 is provided on the back face of the substrate 1 .
- the trench top impurity region 6 surrounds the trench 5 having a rectangular shape as viewed from above. Areas near the short sides of the trench 5 (in FIG. 9B , the areas near the upper and lower ends of each trench 5 ) may be configured not to operate as an element such as a transistor by implanting a high concentration of a P-type impurity such that the P-type impurity reaches the drift region 2 d. If this is the case, it is sufficient that the trench top impurity region 6 extends along the long sides of the trench 5 . In a case where the trench 5 has another shape as viewed from above, it is also sufficient that the trench top impurity region 6 is formed near a portion of the trench 5 serving as an element.
- Each unit cell of the semiconductor device 100 a is the thus configured MISFET having a trench gate structure.
- each unit cell When the source electrode 10 is connected to a ground potential and a bias which is negative relative to a threshold is applied to the gate electrode 9 , each unit cell enters an accumulation state in which positive holes are induced in an area located between the source region 4 and the drift region 2 d and near the interface between the body region 3 and the gate insulating film 8 . Under this state, since the paths of electrons serving as conductive carriers are interrupted, no current is allowed to pass (the off state).
- each unit cell When a positive bias greater than the threshold is applied to the gate electrode 9 , each unit cell enters an inversion state in which electrons are induced between the source region 4 and the drift region 2 d and near the interface between the body region 3 and the gate insulating film 8 , thereby causing an inversion layer to be formed. Consequently, the carriers flow through the source electrode 10 , the source region 4 , the inversion layer (not shown) extending in the body region 3 and being in contact with the gate insulating film 8 , the drift region 2 d, the substrate 1 , and the drain electrode 11 , in this order (the on state).
- the trench bottom impurity region 7 is formed by causing silicon carbide constituting part of the trench top impurity region 6 provided in an upper corner portion (the upper peripheral portion) of the trench 5 to move and cover the trench bottom 53 . Accordingly, the trench sidewall 50 coincides with the side faces of the trench bottom impurity region 7 nearly without misalignment.
- the trench bottom impurity region 7 of the second conductivity type covers the trench bottom 53 . Therefore, even when a high voltage is applied between the source and the drain, an electric field to be applied to the trench bottom 53 can be reduced. Consequently, it is ensured that the MISFET withstands the high voltage, and damage to the MISFET can be prevented or reduced.
- depletion occurs in a portion of the drift region 2 d located between a P-type region extending from the bottom of the trench 5 toward the principal face 52 and the body region 3 (of P-type), and the depletion results in an increase in a parasitic resistance component (a JFET resistance component).
- a JFET resistance component a parasitic resistance component
- a step illustrated in FIG. 10A is performed.
- the silicon carbide layer 2 including the drift region 2 d, the body region 3 , the source region 4 , and the trench top impurity region 6 is formed on the substrate 1 .
- a 4H-silicon carbide substrate of the first conductivity type (N-type in this embodiment) having an off-angle of 4° relative to its (0001) Si plane is used.
- the silicon carbide layer 2 of N-type is epitaxially grown on the (0001) Si plane of the substrate 1 .
- the silicon carbide layer 2 has a carrier concentration of 8 ⁇ 10 15 cm ⁇ 3 and a thickness of 12 ⁇ m, for example.
- nitrogen is used for example.
- the P-type body region 3 is formed in a surface portion (an upper portion) of the silicon carbide layer 2 .
- the body region 3 has a carrier concentration of 2 ⁇ 10 18 cm ⁇ 3 and a thickness of 1.2 ⁇ m, for example.
- the body region 3 is formed by implanting P-type impurity ions (e.g. Al ions) into the silicon carbide layer 2 , for example. In the silicon carbide layer 2 , the potion where the body region 3 does not extend serves as the drift region 2 d.
- P-type impurity ions e.g. Al ions
- the body region 3 may be epitaxially grown on the N-type silicon carbide layer 2 while supplying a P-type dopant (e.g., trimethylaluminum).
- a P-type dopant e.g., trimethylaluminum
- the N-type source region 4 is formed in an upper portion of the body region 3 .
- the source region 4 has a carrier concentration of 5 ⁇ 10 19 cm ⁇ 3 and a thickness of 0.6 ⁇ m, for example.
- the source region 4 is formed by implanting N-type impurity ions (e.g., N ions) into the body region 3 with the use of a mask layer (not shown) formed on the silicon carbide layer 2 and made of, e.g., a silicon oxide or polysilicon.
- the trench top impurity region 6 of P-type is formed in an upper portion of the source region 4 .
- the trench top impurity region 6 has a carrier concentration of 1 ⁇ 10 20 cm ⁇ 3 and a thickness of 0.3 ⁇ m.
- the trench top impurity region 6 can be formed by implanting P-type impurity ions (e.g. Al ions) into the N-type source region 4 with the use of a mask layer (not shown) which is a silicon oxide film or a polysilicon film formed on the silicon carbide layer 2 . Thereafter, annealing is performed in an inert atmosphere and at 1700° C. for about 30 minutes, for example. This annealing activates the impurities implanted in body region 3 , the source region 4 , and the trench top impurity region 6 .
- P-type impurity ions e.g. Al ions
- the P-type impurity concentration (the carrier concentration) of the trench top impurity region 6 is higher than N-type impurity concentration (the carrier concentration) of the source region 4 , for the following reason: in a later step of forming the trench bottom impurity region 7 , even if part of the source region 4 moves, together with part of the trench top impurity region 6 , to the trench bottom 53 and the P-type and the N-type impurities of the regions 4 and 6 compensate (counterbalance) each other, it is ensured that the trench bottom impurity region 7 has P-type conductivity.
- the trench top impurity region 6 may be formed by epitaxially growing P-type silicon carbide on the upper face of the source region 4 .
- the trench 5 is formed in the silicon carbide layer 2 .
- the trench 5 is formed such that the trench 5 penetrates the source region 4 and the body region 3 , and has the trench bottom 53 located in the drift region 2 d.
- a mask layer such as a plasma oxide film is formed on part of the source region 4 , and then, reactive ion etching (RIE) is performed using the mask layer as a mask.
- RIE reactive ion etching
- the trench sidewall 50 of the trench 5 is substantially perpendicular to the principal face of the substrate 1 .
- the trench sidewall 50 may be oblique relative to the direction of a normal to the principal face of the substrate 1 .
- the trench 5 may have a tapered or reverse-tapered shape of which the width varies along the height.
- the trench bottom impurity region 7 which covers the trench bottom 53 and has the same conductivity type as that of the trench top impurity region 6 , i.e., the second conductivity type (P-type in this embodiment) is formed.
- the trench bottom impurity region 7 is formed by causing, by means of a heat treatment in an inert atmosphere, part of the trench top impurity region 6 located in the upper corner portion (the upper peripheral portion) of the trench 5 to move to be placed on the trench bottom 53 .
- the substrate 1 having the silicon carbide layer 2 formed thereon is annealed in an argon (Ar) gas atmosphere at 1530° C. and 200 mbar (200 hPa).
- the annealing time is five minutes, for example.
- This annealing causes the silicon carbide constituting the trench top impurity region 6 to move to be placed on the upper surface of the trench bottom 53 . Since the P-type impurity contained in the trench top impurity region 6 also moves to the trench bottom 53 at this time, the trench impurity region 7 has the same conductivity type as that of the trench top impurity region 6 .
- the impurity concentration (the carrier concentration) of the trench bottom impurity region 7 becomes lower than the impurity concentration (the carrier concentration) of the trench top impurity region 6 .
- the carrier concentration of the trench bottom impurity region 7 depends on the annealing conditions, the trench structure, and the like.
- the carrier concentration of the trench bottom impurity region 7 of this embodiment is approximately from the range of 10 16 cm ⁇ 3 to the range of 10 18 cm ⁇ 3 , for example.
- the silicon carbide of the trench bottom impurity region 7 is lattice-matched with the silicon carbide of the trench bottom 53 and the trench sidewall 50 , and has few crystal defects and high crystal quality. It is presumed that the movement of silicon carbide during formation of the trench bottom impurity region 7 is caused by surface diffusion. However, the present disclosure is not limited to the case where surface diffusion actually causes the movement of silicon carbide.
- the upper face of the trench top impurity region 6 (corresponding to the trench upper side face 51 ) is likely to become downwardly oblique toward the inside of the trench 5 in the upper peripheral portion of the trench 5 .
- the upper face of the trench top impurity region 6 (i.e., the upper corner portion of the trench 5 ) is likely to have a rounded shape.
- the upper face of the trench bottom impurity region 7 is likely to be formed in a roundly concave plane.
- the upper face is curved and has a curvature radius of about 0.2-0.3 ⁇ m, for example.
- the annealing can eliminate damage to the crystals on the surface of the trench 5 caused by the RIE performed to form the trench 5 . Further, if a sub-trench (a portion further recessed by a large amount of etching on the trench bottom and near the sidewall of the trench) has been formed in a corner portion of the trench bottom 53 , the sub-trench is filled with silicon carbide moving during the annealing and becomes negligible.
- the annealing may be performed in an argon (Ar) gas atmosphere containing a P-type dopant gas (e.g., trimethylaluminum or diborane) and at 1530° C. and 200 mbar (200 hPa), for example. If this is the case, the annealing time is also set to five minutes for example. Since this annealing can make the impurity concentration of the trench bottom impurity region 7 higher as compared to a case where no P-type dopant gas is added, it is possible to reduce concentration of electric field on the trench bottom 53 more effectively.
- a P-type dopant gas e.g., trimethylaluminum or diborane
- the annealing can form the trench bottom impurity region 7 in a shape which is in contact only with part of a lower portion of the trench sidewall 50 and covers the upper face of the trench bottom 53 .
- annealing in a hydrogen atmosphere may be performed.
- hydrogen etches and removes an unnecessary P-type region which can have been formed on the trench sidewall 50 in the formation of the trench bottom impurity region 7 . In this manner, a current path is ensured and a rise in the on-resistance can be reduced.
- the upper end of the trench bottom impurity region 7 is located below the interface between the body region 3 and the drift region 2 d, and the dimension H 1 between the upper end and the interface is equal to or larger than a predetermined value (e.g., 0.1 ⁇ m).
- the conditions of the annealing are not limited those described above.
- the annealing may be performed in an atmosphere of an inert gas such as argon gas, a hydrogen atmosphere, an atmosphere of a chlorine-based gas, or an atmosphere containing a mixture of the forgoing gases.
- the annealing may be performed in the presence of the foregoing gases with addition of a dopant gas. It is preferable, however, to form the trench bottom impurity region 7 in an argon gas atmosphere.
- the annealing temperature is not particularly limited, it is preferable to perform the annealing at a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C., for example. At a temperature equal to or higher than 1500° C., it is possible to cause silicon carbide to move to form the trench bottom impurity region 7 within a short time of one hour or less. At a temperature equal to or lower than 1600° C., it is possible to reduce occurrence of severe roughness such as step bunching and Si missing on the surface of the silicon carbide layer 2 . It is desirable to adjust appropriately the specific conditions of the annealing such that the depth and the width of the trench 5 will be within tolerance determined in view of device design.
- the annealing temperature may be set lower than a temperature at which a silicon carbide substrate is annealed.
- the gate insulating film 8 covering the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , and the trench upper side face 51 (the upper face of the trench top impurity region 6 ) is formed.
- the substrate 1 above which the trench 5 has been formed is washed, and then, placed in a thermal oxidation furnace, where the substrate 1 is subjected to processing in a dry oxidation atmosphere at 1200° C. for half an hour.
- a silicon oxide film (a thermal oxide film) serving as the gate insulating film 8 is formed on the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , and the trench upper side face 51 .
- a nitrogen-containing silicon oxide film may be formed instead of the silicon oxide film. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface between the gate insulating film 8 and the body region 3 , improvement of channel mobility is expected.
- the gate electrode 9 is formed such that the gate electrode 9 extends in the trench 5 , above the upper surface of the silicon carbide layer 2 , and on the gate insulating film 8 .
- a deposit of phosphorus (P)-doped polysilicon having a thickness of, e.g., 1000 nm is formed on the entire surface of the wafer by low pressure CVD (LP-CVD).
- LP-CVD low pressure CVD
- the wafer is subjected to rapid thermal annealing (RTA) in, e.g., an inert atmosphere at 1000° C. for 60 seconds to activate phosphorus.
- RTA rapid thermal annealing
- a mask layer such as a resist having an opening corresponding to the portion other than the trench 5 is formed.
- the polysilicon layer is then etched by RIE, thereby forming the gate electrode 9 .
- the gate electrode 9 is not limited to the shape illustrated in FIG. 11B , and may occupy part of the inside of the trench 5 for example.
- the source electrode 10 is formed such that the source electrode 10 is in contact with the body region 3 and the source region 4 .
- the source electrode 10 is formed on the upper surface of the silicon carbide layer 2 so as to extend on the body region 3 and the source region 4 .
- an interlayer insulating film (not shown) covering the silicon carbide layer 2 and the gate electrode 9 is formed first.
- an opening through which part of the source region 4 and part of the body region 3 are exposed is formed in the interlayer insulating film.
- a conductive film e.g. a metal film of Ti
- annealing is performed as necessary. In this manner, the source electrode 10 being in ohmic contact with the source region 4 and the body region 3 is obtained.
- drain electrode 11 is formed on the back face (the face opposite to the principal face) of the substrate 1 .
- each of the unit cells of the semiconductor device which is a MISFET having a trench gate structure, can be obtained.
- the trench bottom impurity region 7 can be formed so as to cover the trench bottom 53 in a self-aligned manner. Accordingly, occurrence of misalignment is prevented, which can surely reduce concentration of electric field on the trench bottom 53 and can prevent dielectric breakdown of the gate insulating film 8 on the trench bottom 53 and a decrease in reliability of the gate insulating film 8 .
- the trench bottom impurity region 7 is formed by causing silicon carbide to move into the trench 5 , it is possible to make the width of the trench bottom impurity region 7 equivalent to the width of the trench 5 . Accordingly, it is possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion.
- a JFET resistance component a parasitic resistance component
- the trench bottom impurity region 7 can be formed by means of the annealing, the trench bottom 53 does not suffer damage which could be caused by ion implantation.
- this manufacturing method enables formation of the trench bottom impurity region 7 at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of the trench 5 can be reduced as compared to a case where ion implantation is performed.
- the trench bottom impurity region 7 is epitaxially grown on, and lattice-matched with the trench bottom 53 , the trench bottom impurity region 7 has high quality crystallinity. Consequently, the gate insulating film 8 formed on the trench bottom impurity region 7 can be improved in reliability.
- the gate insulating film 8 a nitrogen-containing silicon oxide film may be formed. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface of the gate insulating film, improvement of channel mobility is expected. Further, the gate insulating film 8 may include a film other than the thermal oxide film. A deposited film formed by, e.g., chemical vapor deposition (CVC) or sputtering may be used as the gate insulating film 8 .
- CVC chemical vapor deposition
- FIG. 12A schematically illustrates a cross-sectional configuration of one of the plurality of unit cells included in a semiconductor device 300 a according to this variation.
- FIG. 12B schematically illustrate an exemplary configuration of the semiconductor device viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this variation).
- FIG. 12A is the cross-sectional view taken along the line XIIa-XIIa′ in FIG. 12B .
- components which are the same as those of the semiconductor device 100 a illustrated in FIGS. 9A and 9B are denoted by the same reference characters. The following description will be mainly focused on differences between the semiconductor devices of the embodiment and the variation.
- each cell of the semiconductor device 300 a of the variation includes, between the trench sidewall 50 and the gate insulating film 8 , a channel layer 12 made of silicon carbide of the first conductivity type (N-type in this variation).
- the channel layer 12 has a carrier concentration of 1 ⁇ 10 18 cm ⁇ 3 and a thickness of 20 nm, for example.
- the carrier concentration (the impurity concentration) of the channel layer 12 is preferably higher than the carrier concentrations of the drift region 2 d and the trench bottom impurity region 7 .
- the channel layer 12 is effective at reducing depletion in the N-type region (the drift region 2 d ) between the P-type body region 3 and the P-type trench bottom impurity region 7 . Accordingly, this variation can reduce a parasitic resistance component (a JFET resistance component) more surely than the configuration illustrated in FIGS. 9A and 9B does.
- the channel layer 12 may have either a single layer structure or a multilayer structure, provided that any layer included in the channel layer 12 has a carrier concentration higher than that of the drift region 2 d. It is sufficient to adjust the thickness of the channel layer 12 as appropriate in accordance with a design value of a gate threshold voltage.
- the channel layer 12 covers the entire inner wall of the trench 5 , inclusive of the upper face of the trench top impurity region 6 .
- a portion of the channel layer 12 located at least between the gate insulating film 8 and the body region 3 functions as a channel through which carriers move.
- a depletion layer is formed between the channel layer 12 of N-type and the trench top impurity region 6 of P-type. In this case, the formation of the depletion layer makes it possible to render small the capacity formed between the gate electrode 9 and the source region 4 without increasing the thickness of the gate insulating film 8 .
- a MOSFET including the channel layer 12 of the first conductivity type (N-type in this variation) is called accumulation-type MOSFET, and operation of such an accumulation-type MOSFET is partially different from operation of a MOSFET which does not include the channel layer 12 (see FIGS. 9A and 9B ).
- the MOSFET In the off state where a bias which is negative relative to the threshold is applied to the gate electrode 9 , since the MOSFET enters a depletion state in which the PN junction between the channel layer 12 and the body region 3 causes depletion to occur in the channel layer 12 , no current is allowed to flow. In the on state where a positive bias greater than the threshold is applied to the gate electrode 9 , since the MOSFET enters an accumulation state in which a high density of electrons is accumulated in the channel layer 12 , a current is allowed to flow.
- a manufacturing method of the semiconductor device 300 a of this variation is described next.
- the silicon carbide layer 2 including the drift region 2 d, the body region 3 , the source region 4 , and the trench top impurity region 6 is formed on the substrate 1 .
- the trench 5 is formed such that the trench 5 penetrates the trench top impurity region 6 , the source region 4 , and the body region 3 of the silicon carbide layer 2 , and has the trench bottom 53 located in the drift region 2 d. It is sufficient to perform these steps in a manner similar to the steps described with reference to FIGS. 10A and 10B in the manufacturing method of the semiconductor device 100 a.
- the trench bottom impurity region 7 which is of the second conductivity type (P-type in this variation) and covers the trench bottom 53 is formed in the following manner: annealing is performed in, e.g., an atmosphere of an inert gas such as argon gas, thereby causing part of silicon carbide constituting the trench top impurity region 6 provided in the upper corner portion (the upper peripheral portion) of the trench 5 to move to be placed on the trench bottom 53 . More specifically, this step is sufficiently performed in a manner similar to the step described with reference to FIGS. 10C and 10D in the manufacturing method of the semiconductor device 100 a.
- the channel layer 12 made of silicon carbide is formed inside the trench 5 .
- the channel layer 12 is formed so as to cover the trench sidewall 50 , the upper face of the trench bottom impurity region 7 , the trench upper side face 51 (the upper face of the trench top impurity region 6 ), the upper face of the source region 4 surrounding the trench 5 , and the upper face of the body region 3 .
- the channel layer 12 is made of silicon carbide of the first conductivity type (N-type in this variation) having a carrier concentration of 1 ⁇ 10 18 cm ⁇ 3 .
- the channel layer 12 is formed in a CVD apparatus for example.
- the CVD apparatus is supplied with a silicon-based gas (e.g. silane gas), a carbon-based gas (e.g. propane gas), and a dopant gas (e.g. Nitrogen gas if N-type is desired), and the CVD apparatus is heated to a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C.
- a silicon-based gas e.g. silane gas
- a carbon-based gas e.g. propane gas
- a dopant gas e.g. Nitrogen gas if N-type is desired
- the channel layer 12 can be epitaxially grown in a wider temperature range (e.g., between 1450° C. and 1650° C. inclusive) in a sufficient manner.
- the channel layer 12 illustrated in FIG. 14C can be grown in the same apparatus in a continuous manner.
- channel layer 12 it is also possible to form, instead of the channel layer 12 , an N-type channel layer by implanting ions into the trench sidewall 50 . It is, however, more preferable to use the channel layer 12 formed by epitaxial growth because damage to crystals is reduced.
- the gate insulating film 8 covering the channel layer 12 in and around the trench 5 is formed.
- the gate insulating film 8 may be a silicon oxide film formed by thermal oxidation, a nitrogen-containing silicon oxide film, or a deposited film formed by CVD or sputtering.
- the gate insulating film 8 is sufficiently formed in a manner similar to the step described with reference to FIG. 11A in the manufacturing method of the semiconductor device 100 a.
- the gate electrode 9 is formed such that the gate electrode 9 extends in the trench 5 , above the upper surface of the silicon carbide layer 2 , and on the gate insulating film 8 .
- the gate electrode 9 is sufficiently formed in a manner similar to the step described with reference to FIG. 11B in the manufacturing method of the semiconductor device 100 a.
- the source electrode 10 is formed such that the source electrode 10 extends on the body region 3 and the source region 4 .
- the drain electrode 11 is formed on the back face (the face opposite to the principal face) of the substrate 1 .
- the source electrode 10 and the drain electrode 11 are sufficiently formed in a manner similar to the step described with reference to FIG. 11C in the manufacturing method of the semiconductor device 100 a.
- the semiconductor device 300 a according to this variation is thus manufactured.
- the trench bottom impurity region 7 covering the trench bottom 53 is also formed by causing silicon carbide of the upper corner portion of the trench 5 to move. Accordingly, the semiconductor device 300 a offers advantages similar to those offered by the semiconductor device 100 a. Specifically, the trench bottom impurity region 7 is formed in a self-aligned manner relative to the trench 5 without allowing misalignment, which can prevent dielectric breakdown of the gate insulating film 8 on the trench bottom 53 and a decrease in reliability of the gate insulating film 8 .
- the channel layer 12 can reduce production of the parasitic resistance component (the JFET resistance component) more surely, as described above.
- the drift region 2 d is of N-type whereas the trench top impurity region 6 and the trench bottom impurity region 7 are of P-type.
- the semiconductor devices may include the drift region 2 d of P-type and the trench bottom impurity region 7 of N-type.
- the above-described semiconductor devices may be configured such that the first conductivity type is P-type and the second conductivity type is N-type.
- the vertical MISFETs having a trench gate structure have been described as typical examples. It is, however, possible to apply, to semiconductor devices of other types, the structure in which the trench, the first semiconductor region of the first conductivity type, and the trench bottom impurity region and the trench top impurity region of the second conductivity type are combined, the manufacturing method of the structure, and in particular, the method for forming the trench bottom impurity region.
- the method for forming the trench bottom impurity region of the present disclosure may be applied to a P-type layer in a guard ring of a transistor or a diode, a P-type layer of a merged PiN and Shottky bather (MPS) diode, a P-type layer of a junction-barrier Schottky (JBS) diode, and the like. Since the method of the present disclosure does not employ ion implantation and CVD which are performed in conventional methods, the application of the method of the present disclosure is advantageous in that a P-type layer having high crystallinity and high quality can be selectively formed on a trench bottom, and is expected to improve reliability of the semiconductor device.
- MPS merged PiN and Shottky bather
- JBS junction-barrier Schottky
- FIG. 16 is a cross-sectional view schematically illustrating a structure of a JBS diode to which the technique of the present disclosure is applied.
- This JBS diode to which the technique of the present disclosure is applied includes a substrate 61 of the first conductivity type (N-type in this example) and a semiconductor layer (a first semiconductor region) 63 of the first conductivity type (N-type) formed on the substrate 61 .
- a plurality of trenches 73 are arranged in the semiconductor layer 63 , and trench bottom impurity regions 65 of the second conductivity type (P-type in this example) are each formed so as to cover a corresponding one of the bottoms of the trenches 73 .
- trench top impurity regions 67 of the second conductivity type are each formed in an upper peripheral portion (an upper corner portion) of a corresponding one of the trenches 73 .
- a first electrode 69 extends in the trenches 73 and on the semiconductor layer 63 .
- the substrate 61 has a second electrode 71 formed on its back face. Part of the upper corner portion of each trench 73 is removed, and the upper surfaces of the trench top impurity regions 67 are rounded for example.
- the upper face of each trench bottom impurity region 65 is curved and downwardly convex for example.
- the lower face of each trench bottom impurity region 65 may be flat, extend in a sub-trench, or be rounded, for example.
- the first electrode 69 is made of a metal which causes a Schottky barrier to be formed on the semiconductor layer 63 .
- the semiconductor layer 63 is made of 4H—SiC, Ti is selected as a material for the first electrode 69 .
- the bottoms of the trenches 73 are protected by the trench bottom impurity regions 65 , and the upper peripheral portions of the trenches 73 are protected by the trench top impurity regions 67 .
- Regions 101 which are portions of the semiconductor layer 63 each sandwiched between adjacent ones of the trench top impurity regions 67 and regions 102 which are portions of the semiconductor layer 63 each located near the sidewalls of the trenches 73 and between the trench top impurity regions 67 and the trench bottom impurity regions 65 are in Schottky junction with the first electrode 69 .
- JBS diode 16 functions as a JBS diode.
- a forward bias is applied to the JBS diode
- a reverse bias is applied to the JBS diode
- depletion layers extend from the pn junctions. These depletion layers overlap depletion layers extending from adjacent ones of the trench top impurity regions 67 and the trench bottom impurity regions 65 , thereby advantageously interrupt a leak current at the Schottky junction of the regions 101 and 102 .
- the above-described method for forming the trench bottom impurity region 7 of, e.g., the semiconductor device 100 a can be utilized. Specifically, after forming the trench top impurity regions 67 and the trenches 73 in the semiconductor layer 63 , annealing is performed in an atmosphere of an inert gas such as argon gas. This annealing causes semiconductor elements of the upper corner portions of the trenches 73 (i.e., part of each trench top impurity regions 67 ) to move to the bottoms of the trenches 73 , thereby forming the trench bottom impurity regions 65 of P-type. Thus, the trench bottom impurity regions 65 can be formed in a self-aligned manner with respect to the trenches 73 .
- an inert gas such as argon gas
- the MPS diode can be produced by, e.g., adjusting a carrier concentration of the trench bottom impurity regions 65 or the trench top impurity regions 67 , or adjusting annealing conditions of the first electrode 69 such that the trench bottom impurity regions 65 and the first electrode 69 , or the trench top impurity regions 67 and the first electrode 69 are in ohmic contact.
- an insulated gate bipolar transistor can be formed by causing the substrate and the semiconductor layer formed directly on the substrate to have different conductivity types.
- the source electrode 10 , the drain electrode 11 , and the source region 4 are referred to as an emitter electrode, a collector electrode, and an emitter region, respectively.
- an N-type IGBT can be obtained by causing each of the above-described semiconductor devices to include the drift region and the emitter region of N-type conductivity and the substrate and the body region of P-type conductivity.
- an N-type buffer layer may be provided between the P-type substrate and the N-type drift region.
- a P-type IGBT can be obtained by causing each of the above-described semiconductor devices to include the drift region and the emitter region of P-type conductivity and the substrate and the body region of N-type conductivity.
- a P-type buffer layer may be provided between the N-type substrate and the P-type drift region.
- the unit cells may be arranged in any pattern.
- the above embodiments and variations exemplify the trenches 5 having a rectangular shape as viewed from above and the unit cells arranged such that the long sides of the plurality of trenches become parallel to one another
- the shape of the trenches viewed from above is not limited to this.
- the trenches may have a square shape as viewed from above. If this is the case, a width direction of each trench refers to a direction along any one side of the trench.
- the above embodiments and variations exemplify the substrate 1 made of 4H—SiC and having the (0001) Si plane serving as the principal face on which the silicon carbide layer 2 is formed.
- the silicon carbide layer 2 may be formed on the (000-1) C plane and the drain electrode 11 may be formed on the (0001) Si plane.
- the principal face may have a plane orientation of another crystal face.
- a desired off-cut plane of the Si plane or C plane may serve as the principal face of the substrate.
- a SiC substrate of other polytype may be used.
- the present disclosure is applicable to, in addition to the semiconductor devices including a SiC substrate, semiconductor devices including a wide band gap semiconductor such as gallium nitride or diamond.
- semiconductor devices including a wide band gap semiconductor such as gallium nitride or diamond.
- the present disclosure is also applicable to a semiconductor device including silicon.
- the semiconductor devices and the manufacturing methods thereof according to the present disclosure are useful for, e.g., semiconductor devices with a trench gate structure, and more specifically, for power semiconductor devices for use in electric vehicles (EVs), hybrid electric vehicles (HEVs), or inverters of industrial equipment.
- EVs electric vehicles
- HEVs hybrid electric vehicles
- inverters of industrial equipment e.g., inverters of industrial equipment.
Abstract
Description
- The present disclosure relates to semiconductor devices and manufacturing method of the semiconductor devices, and in particular, to semiconductor devices (power semiconductor devices) capable of withstanding a high voltage and a large current.
- Silicon carbide (SiC), of which the band gap and the dielectric breakdown voltage strength are greater than those of silicon (Si), is a semiconductor material which is expected to be applied to next-generation low-loss power devices, for example. SiC exists in various polytypes such as 3C—SiC which is a cubic system, 6H—SiC and 4H—SiC which are hexagonal systems. Among the polytypes, 4H—SiC is generally used for producing silicon carbide semiconductor devices.
- A typical power device including SiC and serving as a switching element is a field effect transistor such as a metal insulator semiconductor field effect transistor (hereinafter referred to as a “MISFET”) or a metal semiconductor field effect transistor (hereinafter referred to as a “MESFET”). A metal oxide semiconductor field effect transistor (hereinafter referred to as a “MOSFET”) is a kind of the MISFETs.
- Such a switching element can be switched, by means of a voltage applied between its gate electrode and source electrode, between the on state in which a drain current of several amperes or more flows and the off state in which no drain current flows. In the off state, the switching element can withstand a high voltage of several hundred volts or more.
- Further, a Schottky diode and a pn diode are typically used as rectifier elements, for example. These diodes are expected to serve as rectifier elements capable of withstanding a large current and a high voltage.
- Since SiC has a dielectric breakdown field and a thermal conductivity which are greater than those of Si, designing a power device including SiC (a SiC power device) capable of withstanding a high voltage with low loss is easier than designing a Si power device capable of withstanding a high voltage with low loss. Accordingly, it is possible to produce a SiC power device which performs as well as a Si power device, and has considerably reduced area and thickness as compared to those of the Si power device.
- Increasing the integration density of a power device such as a MISFET is effective at enabling a larger current to flow through the power device. In view of this, vertical power MISFETs with a trench gate structure have been proposed as a replacement for devices having a conventional planar gate structure. Since a MISFET with a trench gate structure includes a channel region formed on the side faces of a trench formed in a semiconductor layer, the unit cell area can be reduced and the integration density of the device can be increased.
- A conventional semiconductor device which is a vertical MOSFET having a trench gate structure will be described below.
- The conventional semiconductor device includes a substrate made of silicon carbide, a silicon carbide layer including an N-type drift region and a P-type body region and formed on the substrate, and an N-type source region formed in a portion of a surface of the body region. The conventional semiconductor device further includes a trench penetrating the source region and the body region and reaching the drift region, a gate insulating film covering the side faces and the bottom of the trench, and a gate electrode occupying the inside of the trench and located on the gate insulating film. A source electrode being in contact with the source region and the body region is provided on the silicon carbide layer, and a drain electrode is provided on the back face of the substrate.
- In the vertical MOSFET thus configured, when a high voltage is applied between the source and drain, concentration of electric field is likely to occur on the bottom of the trench, which causes a dielectric breakdown in the gate insulating film on the bottom of the trench. To address this problem, a method of reducing an electric field applied to the bottom of a trench by forming a P-type region on the bottom of the trench has been proposed. For example, after forming a P-type region in a silicon carbide layer by ion implantation, a trench is formed (see Patent Document 1).
- PATENT DOCUMENT 1: Japanese Unexamined Patent Publication No. 2001-267570
- PATENT DOCUMENT 2: Japanese Unexamined Patent Publication No. 2009-33036
- According to the method of
Patent Document 1, however, positional misalignment is likely to occur between the P-type region and the trench. The misalignment disadvantageously causes an end portion of the trench bottom to be left uncovered by the P-type region, and concentration of electric field occurs in the end portion, resulting in a dielectric breakdown. In addition, near the other end portion of the trench bottom, the P-type region extends outside from the trench bottom toward the principal face of the substrate. Consequently, a depletion area increases in a portion of the drift region (of N-type) located between the extending portion of the P-type region and the body region (of P-type), resulting in a disadvantage that a parasitic resistance component (a Junction FET (JFET) resistance component) increases and on-resistance of the semiconductor device increases. It is possible to form a P-type region which is larger than the bottom of a trench and surely covers the bottom of the trench. In such a case, however, the parasitic resistance component is likely to increase. - In view of the foregoing, a technique to prevent misalignment in a semiconductor device having a trench gate structure, and to prevent concentration of electric field and increase in on-resistance which can be caused by the misalignment will be described hereafter in the present disclosure.
- A method for manufacturing a semiconductor device of the present disclosure includes the steps of: forming, on a principal face of a substrate, a semiconductor layer including a first semiconductor region of a first conductivity type; forming, in the semiconductor layer, a trench having a bottom located in the first semiconductor region; and forming a trench bottom impurity region being of a second conductivity type and covering the bottom of the trench by performing annealing to cause part of the semiconductor layer to move to be placed on the bottom of the trench, where the part corresponds to an upper corner portion of the trench.
- A semiconductor device of the present disclosure includes: a substrate; a semiconductor layer formed on a principal face of the substrate and including a first semiconductor region of a first conductivity type; a trench formed in the semiconductor layer and having a bottom located in the first semiconductor region; and a trench bottom impurity region being of the second conductivity type and covering the bottom of the trench, wherein in an upper peripheral portion of the trench, an upper face of the semiconductor layer is downwardly oblique toward an inside of the trench.
- According to the semiconductor device and the manufacturing method thereof, the impurity region can be formed on the bottom of the trench without misalignment. It is thus possible to reduce concentration of electric field and increase in on-resistance which can be caused by the misalignment.
-
FIGS. 1A and 1B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of an illustrative semiconductor device according to a first embodiment of the present disclosure. -
FIGS. 2A-2D illustrate steps of a method for manufacturing the illustrative semiconductor device. -
FIGS. 3A-3C illustrate steps subsequent to the step ofFIG. 2D of the method for manufacturing the illustrative semiconductor device. -
FIGS. 4A and 4B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of a semiconductor device according to a variation of the first embodiment of the present disclosure. -
FIGS. 5A and 5B illustrate steps of a method for manufacturing the semiconductor device of the variation. -
FIGS. 6A-6C illustrate steps subsequent to the step ofFIG. 5B of the method for manufacturing the semiconductor device of the variation. -
FIGS. 7A-7C illustrate steps subsequent to the step ofFIG. 6C of the method for manufacturing the semiconductor device of the variation. -
FIG. 8 is a cross-sectional view schematically illustrating a structure of an example of a diode to which the structure of the semiconductor device of the first embodiment is applied. -
FIGS. 9A and 9B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of an illustrative semiconductor device according to a second embodiment of the present disclosure. -
FIGS. 10A-10D illustrate steps of a method for manufacturing the illustrative semiconductor device. -
FIGS. 11A-11C illustrate steps subsequent to the step ofFIG. 10D of the method for manufacturing the illustrative semiconductor device. -
FIGS. 12A and 12B are respectively a cross-sectional view and a plan view which schematically illustrate a structure of a semiconductor device according to a variation of the second embodiment of the present disclosure. -
FIGS. 13A and 13B illustrate steps of a method for manufacturing the semiconductor device of the variation. -
FIGS. 14A-14C illustrate steps subsequent to the step ofFIG. 13B of the method for manufacturing the semiconductor device of the variation. -
FIGS. 15A-15C illustrate steps subsequent to the step ofFIG. 14C of the method for manufacturing the semiconductor device of the variation. -
FIG. 16 is a cross-sectional view schematically illustrating a structure of an example of a diode to which the structure of the semiconductor device of the second embodiment is applied. - A method in which, after formation of a trench, a P-type region is formed on the bottom of the trench by ion implantation has conventionally been proposed (see Patent Document 2). According to the method of
Patent Document 2, however, since ions are implanted into the bottom of the trench which has already been formed, the wall of the trench suffers roughness and the like caused by ion implantation damage and activation annealing. The roughness and the like reduce channel mobility and reliability of a gate insulating film. - On the other hand, a semiconductor device of the present disclosure includes a substrate, a semiconductor layer provided on a principal face of the substrate and including a first semiconductor region of a first conductivity type (e.g. N-type), a trench (a recess) formed in the semiconductor layer and having a bottom located in the first semiconductor region; and a trench bottom impurity region being of the second conductivity type (e.g., P-type) and covering the bottom of the trench, wherein, in an upper peripheral portion of the trench, an upper face of the semiconductor layer is downwardly oblique toward an inside of the trench.
- As will be described later, the trench bottom impurity region is formed by performing annealing to cause part of the semiconductor layer (e.g., silicon carbide) corresponding to an upper corner portion of the trench to move to the bottom of the trench. Accordingly, the trench bottom impurity region is formed in a self-aligned manner so as to cover the trench bottom, and the side faces of the trench coincide with the side faces of the trench bottom impurity region. It is thus possible to prevent concentration of electric field and increase in on-resistance which can be caused by misalignment.
- A more specific example of the semiconductor device may be a MISFET having a trench gate structure. That is, the semiconductor layer includes a drift region which is the first semiconductor region, a body region which is of the second conductivity type and provided on the drift region, and a second semiconductor region (a source region) which is of the first conductivity type and provided on the body region. The trench penetrates the second semiconductor region and the body region, and reaches the inside of the drift region. The semiconductor device further includes a gate insulating film covering the side faces of the trench and an upper face of the trench bottom impurity region, and a gate electrode provided on the gate insulating film and extending at least in the trench.
- The semiconductor device may further include a channel layer which is of the first conductivity type and provided at least between the body region and the gate insulating film. It is preferable that the impurity concentration of the channel layer is higher than that of the drift region.
- The thus configured channel layer makes depletion unlikely to occur in the first conductivity type region located between the body region and the trench bottom impurity region formed on the trench bottom. Consequently, it is possible to reduce a parasitic resistance component (a JFET resistance component).
- A method for manufacturing the semiconductor device of the present disclosure includes the steps of: forming, on a principal face of a substrate, a semiconductor layer including a first semiconductor region of a first conductivity type; forming, in the semiconductor layer, a trench extending in the semiconductor layer and having a bottom located in the first semiconductor region; and forming a trench bottom impurity region being of a second conductivity type and covering the bottom of the trench by performing annealing to cause part of the semiconductor layer corresponding to an upper corner portion of the trench to move to be placed on the bottom of the trench. In this step, the annealing is performed in an atmosphere containing a dopant gas of the second conductivity type, thereby forming the trench bottom impurity region of the second conductivity type. Alternatively, a trench top impurity region of the second conductivity type is formed, in advance, in the trench upper corner portion, and part of the trench top impurity region is caused to move to the trench bottom, thereby forming the trench bottom impurity region of the second conductivity type.
- According to this manufacturing method, the trench bottom impurity region can be formed in a self-aligned manner with respect to the trench, and misalignment can be reduced. It is accordingly possible to reduce or prevent concentration of electric field and increase in the on-resistance which can be caused by the misalignment.
- Further, since the trench bottom impurity region can be formed by performing annealing, the wall of the trench does not suffer damage which could be caused by ion implantation. In addition, since the manufacturing method enables formation of the trench bottom impurity region at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of the trench can be reduced as compared to a case where ion implantation is performed.
- More specifically, according to the manufacturing method of the semiconductor device, the semiconductor layer may be formed so as to include a drift region which is a first semiconductor region and of a first conductivity type, a body region which is of the second conductivity type and provided on the drift region, and an impurity region which is of the first conductivity type and provided on the body region. Further, a trench top impurity region of the second conductivity type may be formed on the impurity region of the first conductivity type. The trench may penetrate the second semiconductor region and the body region, and reach the inside of the drift region. Moreover, after forming the trench bottom impurity region, the manufacturing method may further include a step of forming a gate insulating film covering the side faces of the trench and the upper face of the trench bottom impurity region, and a step of forming a gate electrode extending on the gate insulating film and at least in the trench. In this manner, a semiconductor device which is, e.g., a MISFET can be manufactured.
- In addition, before the step of forming the gate insulating film, the manufacturing method may further include a step of epitaxially growing an epitaxial layer (a channel layer) which is of the first conductivity type and has an impurity concentration higher than that of the drift region on side faces of the body region constituting part of the side faces of the trench.
- According to this method, depletion is unlikely to occur in the N-type region located between the body region and the trench bottom impurity region formed on the trench bottom. Accordingly, it is possible to effectively reduce a parasitic resistance component (a JFET resistance component).
- After performing the annealing to form the trench bottom impurity region, etching may be performed in a hydrogen atmosphere.
- In this manner, even if a semiconductor layer of the second conductivity type has been formed on the side face of the trench, such a semiconductor layer can be eliminated.
- —Structure of Semiconductor Device—
- An
illustrative semiconductor device 100 according to a first embodiment of the present disclosure and a manufacturing method thereof will be described below with reference to the drawings. - For example, the
semiconductor device 100 includes a plurality of unit cells each of which is a SiC-metal-insulator-semiconductor field-effect transistor (SiC-MISFET) having a trench gate structure. -
FIG. 1A schematically illustrates a cross-sectional configuration of one of the plurality of unit cells included in thesemiconductor device 100.FIG. 1B schematically illustrates an exemplary configuration of thesemiconductor device 100 viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this embodiment).FIG. 1A is the cross-sectional view taken along the line Ia-Ia′ inFIG. 1B .FIG. 1B illustrates an arrangement ofbody regions 3,source regions 4, andtrenches 5 while omitting the other components. Although the illustratedtrenches 5 each have a rectangular shape as viewed from above, each unit cell may have another shape (e.g., a square shape or a polygonal shape). - Each unit cell of the
semiconductor device 100 includes asubstrate 1. As thesubstrate 1, a silicon carbide substrate (a SiC substrate) of N-type (the first conductivity type) having a (0001) Si plane serving as the principal face can be used for example. However, thesubstrate 1 is not limited to this. A SiC substrate having a C plane serving as the principal face may be used as thesubstrate 1. Thesubstrate 1 may have any polytype structure. In this embodiment, a 4H—SiC substrate is used as an example. - On the principal face of the
substrate 1, asilicon carbide layer 2 which is, e.g., an epitaxial layer is formed. - The
silicon carbide layer 2 includes adrift region 2 d of the first conductivity type (N-type in this embodiment) formed on the principal face of thesubstrate 1, thebody region 3 of the second conductivity type (P-type in this embodiment) formed on thedrift region 2 d (i.e. a first semiconductor region), and the source region 4 (i.e., a second semiconductor region) of the first conductivity type (N-type) formed in an upper portion of thebody region 3. Here, thesubstrate 1 is of the first conductivity type (N-type), and has an impurity concentration higher than that of thedrift region 2 d. - In the illustrated embodiment, the
source region 4 is enclosed with thebody region 3 at the bottom face and the side faces. Here, thesilicon carbide layer 2 is a silicon carbide layer formed by epitaxial growth. Thesilicon carbide layer 2, however, may be formed by implanting N-type or P-type impurity ions into a portion of thesubstrate 1 located near the principal face of thesubstrate 1. - In the
silicon carbide layer 2, atrench 5 penetrates, from a principal face 52 (i.e. a Si plane), thebody region 3 and thesource region 4, and reaches thedrift region 2 d. In the embodiment ofFIG. 1A , thetrench 5 has atrench sidewall 50 which is perpendicular to theprincipal face 52 of thesilicon carbide layer 2. The width of an upper portion of thetrench 5 increases upwardly. - Thus, the
trench 5 has a trench bottom 53, thetrench sidewall 50, and a trenchupper side face 51. The trench upper side face 51 is located between thetrench sidewall 50 and a portion of theprincipal face 52 of thesilicon carbide layer 2 surrounding thetrench 5, and different from thetrench sidewall 50 and theprincipal face 52 of thesilicon carbide layer 2. The trench upper side face 51 may be substantially plane or rounded. - Note that the
trench sidewall 50 may be oblique relative to theprincipal face 52 of thesilicon carbide layer 2. If this is the case, thetrench 5 has, in the upper portion, the trench upper side face 51 which is more oblique than theoblique trench sidewall 50. That is, thetrench 5 is formed such that the width of its upper portion increases upwardly, as compared to the portion below the upper portion. - A trench
bottom impurity region 7 of the second conductivity type (P-type) is formed in thetrench 5 such that the trenchbottom impurity region 7 covers a surface of thetrench bottom 53. The upper face of the trenchbottom impurity region 7 is downwardly convex (in other words, is concave). The trench bottom 53 corresponds to a portion of the upper face of thedrift region 2 d located under thetrench 5. Since the trenchbottom impurity region 7 covers the trench bottom 53, the trench bottom 53 corresponds to the interface between thedrift region 2 d and the trenchbottom impurity region 7. - The upper face of the trench
bottom impurity region 7 is located below the interface between thedrift region 2 d and thebody region 3. On thetrench sidewall 50, the distance H1 extending between an upper end of the trenchbottom impurity region 7 and a bottom face of thebody region 3 is preferably set to 0.1 μm or more, for example. Further, thetrench sidewall 50 coincides with the side faces of the trenchbottom impurity region 7. - A
gate insulating film 8 covering at least thetrench sidewall 50 and the trenchbottom impurity region 7 is formed in thetrench 5. In the embodiment ofFIG. 1A , thegate insulating film 8 is also in contact with the trenchupper side face 51. Thegate insulating film 8 is, e.g., a silicon oxide film formed by thermal oxidation or a silicon oxide film containing nitrogen (N). - A
gate electrode 9 is formed on thegate insulating film 8 in thetrench 5. It is sufficient that thegate electrode 9 covers at least thebody region 3. Here, for example, thetrench 5 is filled with thegate electrode 9. Thus, thegate electrode 9 is insulated from thesilicon carbide layer 2 by thegate insulating film 8. - A
source electrode 10 shared by the source and the body is formed on thesilicon carbide layer 2 such that thesource electrode 10 is in contact with both of thebody region 3 and thesource region 4. Further, adrain electrode 11 is provided on the back face of thesubstrate 1. - The
semiconductor device 100 includes the thus configured MISFETs having the trench gate structure. - When the
source electrode 10 is connected to a ground potential and a bias which is negative relative to a threshold is applied to thegate electrode 9, each MISFET enters an accumulation state in which positive holes are induced in an area located between thesource region 4 and thedrift region 2 d and near the interface between thebody region 3 and thegate insulating film 8. Under this state, since the paths of electrons serving as conductive carriers are interrupted, no current is allowed to pass (the off state). In the off state, when a high voltage is applied between thedrain electrode 11 and thesource electrode 10 such that thedrain electrode 11 is positive, the PN junction between thebody region 3 and thedrift region 2 d is reverse-biased, and a depletion layer extends in thebody region 3 and thedrift region 2 d, thereby maintaining the high voltage. - When a positive bias greater than the threshold is applied to the
gate electrode 9, each MISFET enters an inversion state in which electrons are induced between thesource region 4 and thedrift region 2 d and near the interface between thebody region 3 and thegate insulating film 8, thereby causing an inversion layer to be formed. Consequently, the carriers flow through thesource electrode 10, thesource region 4, the inversion layer (not shown) extending in thebody region 3 and being in contact with thegate insulating film 8, thedrift region 2 d, thesubstrate 1, and thedrain electrode 11, in this order (the on state). - As will be detailed later in the description of a manufacturing method of the semiconductor device, the trench
bottom impurity region 7 is formed by causing silicon carbide of an upper corner portion (an upper peripheral portion) of thetrench 5 to move and cover the bottom oftrench 5. Accordingly, thetrench sidewall 50 of thetrench 5 coincides with the side faces of the trenchbottom impurity region 7 nearly without misalignment. - Thus, in each MISFET of the
semiconductor device 100, it is ensured that the trenchbottom impurity region 7 of the second conductivity type (P-type) covers thetrench bottom 53. Therefore, even when a high voltage is applied between the source and the drain, an electric field to be applied to the trench bottom 53 can be reduced. Consequently, it is ensured that each MISFET withstands the high voltage, and damage to the MISFET can be prevented or reduced. - It is highly unlikely that the trench
bottom impurity region 7 is allowed to extend outside thetrench 5. This makes it possible to overcome a disadvantage of the conventional techniques: depletion occurs in a portion of thedrift region 2 d located between a P-type region extending from the bottom of thetrench 5 toward theprincipal face 52 and the body region 3 (of P-type), and the depletion results in an increase in a parasitic resistance component (a JFET resistance component). - —Manufacturing Method of Semiconductor Device—
- A manufacturing method of the illustrative semiconductor device of this embodiment will be described next.
- First, a step illustrated in
FIG. 2A is performed. In this step, thesilicon carbide layer 2 including thedrift region 2 d, thebody region 3, and thesource region 4 is formed on thesubstrate 1. - As an example of the
substrate 1, a 4H-silicon carbide substrate of the first conductivity type (N-type in this embodiment) having an off-angle of 4° relative to its (0001) Si plane is used. Thesilicon carbide layer 2 of N-type is epitaxially grown on the (0001) Si plane of thesubstrate 1. Thesilicon carbide layer 2 has a carrier concentration of 8×1015 cm−3 and a thickness of 12 μm, for example. As an N-type dopant, nitrogen is used for example. - Next, the P-
type body region 3 is formed in a surface portion of thesilicon carbide layer 2. Thebody region 3 has a carrier concentration of 2×1018 cm−3 and a thickness of 1.2 μm, for example. Thebody region 3 is formed by implanting P-type impurity ions (e.g. Al ions) into thesilicon carbide layer 2, for example. In thesilicon carbide layer 2, the potion where thebody region 3 does not extend serves as thedrift region 2 d. - The
body region 3 may be epitaxially grown on the N-typesilicon carbide layer 2 while supplying a P-type dopant (e.g., trimethylaluminum). - Next, the N-
type source region 4 is formed in an upper portion of thebody region 3. Thesource region 4 has a carrier concentration of 5×1019 cm−3 and a thickness of 0.6 μm, for example. Thesource region 4 is formed by implanting N-type impurity ions (e.g., N ions) into thebody region 3 with the use of a mask layer (not shown) formed on thesilicon carbide layer 2 and made of, e.g., a silicon oxide or polysilicon. - Thereafter, annealing is performed in an inert atmosphere and at 1700° C. for about 30 minutes, for example. This annealing activates the impurities implanted in the
body region 3 and thesource region 4. - Next, as illustrated in
FIG. 2B , thetrench 5 is formed in thesilicon carbide layer 2. In this embodiment, thetrench 5 is formed such that thetrench 5 penetrates thesource region 4 and thebody region 3, and has the trench bottom 53 located in thedrift region 2 d. - To form the
trench 5, a mask layer (not shown) such as a plasma oxide film is formed on part of thesource region 4, and then, reactive ion etching (RIE) is performed using the mask layer as a mask. In this manner, thetrench 5 which has, e.g., a depth of 1.5 μm and a width of 1 μm is formed in thesilicon carbide layer 2. - In the embodiment illustrated in
FIG. 2B , thetrench sidewall 50 of thetrench 5 is substantially perpendicular to the principal face of thesubstrate 1. Thetrench sidewall 50, however, may be oblique relative to the direction of a normal to the principal face of thesubstrate 1. In other words, thetrench 5 may have a tapered or reverse-tapered shape of which the width varies along the height. - Next, as illustrated in
FIGS. 2C and 2D , the trenchbottom impurity region 7 which is of the second conductivity type (P-type in this embodiment) and covers the trench bottom 53 is formed by causing part of silicon carbide of an upper corner portion of thetrench 5 to move to be placed on the trench bottom 53 while doping the silicon carbide with adopant 16 of the second conductivity type. - Specifically, the
substrate 1 having the silicon carbide layer 2 (including thesource region 4, thebody region 3, and thedrift region 2 d) formed thereon is annealed in an atmosphere of argon (Ar) gas containing a P-type dopant gas (e.g., trimethylaluminum or diborane) and at 1530° C. and 200 mbar (200 hPa). The annealing time is five minutes, for example. - This annealing causes part of silicon carbide of the upper corner portion of the
trench 5 to move to be placed on thetrench bottom 53. At this time, the silicon carbide having moved is doped with the P-type dopant 16 contained in the annealing atmosphere, and consequently, the trenchbottom impurity region 7 which is a P-type region is formed. The carrier concentration of the trenchbottom impurity region 7 can be adjusted by changing a flow rate of thedopant 16 and the annealing conditions. In this embodiment, the carrier concentration of the trenchbottom impurity region 7 is from the range of 1016 cm−3 to the range of 1018 cm−3, for example. - It is possible to cause the silicon carbide of the trench
bottom impurity region 7 to be lattice-matched with the silicon carbide of the trench bottom 53 and thetrench sidewall 50, and to have few crystal defects and high crystal quality. It is presumed that the movement of silicon carbide during formation of the trenchbottom impurity region 7 is caused by surface diffusion. However, the present disclosure is not limited to the case where surface diffusion actually causes the movement of silicon carbide. - Since part of the silicon carbide of the upper corner portion of the
trench 5 moves and forms the trenchbottom impurity region 7, the upper face of thesource region 4 is likely to become downwardly oblique toward the inside of thetrench 5 in the upper peripheral portion of thetrench 5. In addition, the upper face of the source region 4 (i.e., the upper corner portion of the trench 5) is likely to have a rounded shape. - Further, the upper face of the trench
bottom impurity region 7 is likely to be formed in a roundly concave plane. The upper face is curved and has a curvature radius of about 0.2-0.3 μm, for example. - The annealing can eliminate damage to the crystals on the surface of the
trench 5 caused by the RIE performed to form thetrench 5. Further, if a sub-trench (a portion further recessed by a large amount of etching on the trench bottom and near the sidewall of the trench) has been formed in a corner portion of the trench bottom 53, the sub-trench is filled with silicon carbide caused to move during the annealing and becomes negligible. - The annealing can form the trench
bottom impurity region 7 in a shape which is in contact only with part of a lower portion of thetrench sidewall 50 and covers the upper face of thetrench bottom 53. - After the annealing in the atmosphere containing argon (Ar) gas and the
dopant 16, annealing in a hydrogen atmosphere may be performed. During this annealing, hydrogen etches and removes an unnecessary P-type region which can have been formed on thetrench sidewall 50 in the formation of the trenchbottom impurity region 7. In this manner, a current path is ensured and a rise in the on-resistance can be reduced. - To ensure the current path, it is desirable that the upper end of the trench
bottom impurity region 7 is located below the interface between thebody region 3 and thedrift region 2 d, and the dimension H1 between the upper end and the interface is equal to or larger than a predetermined value (e.g., 0.1 μm). - The conditions of the annealing are not limited those described above. For example, the annealing may be performed in an atmosphere of an inert gas such as argon gas, a hydrogen atmosphere, an atmosphere of a chlorine-based gas, or an atmosphere containing a mixture of the forgoing gases. (In any case, the atmosphere is caused to contain the
dopant 16.) It is preferable, however, to perform the annealing in an argon gas atmosphere. - Although the annealing temperature is not particularly limited, it is preferable to perform the annealing at a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C., for example. At a temperature equal to or higher than 1500° C., it is possible to cause silicon carbide to move to form the trench
bottom impurity region 7 within a short time of one hour or less. At a temperature equal to or lower than 1600° C., it is possible to reduce occurrence of severe roughness such as step bunching and Si missing on the surface of thesilicon carbide layer 2. It is desirable to adjust appropriately the specific conditions of the annealing such that the depth and the width of thetrench 5 will be within tolerance determined in view of device design. - Further, it is sufficient to change the annealing temperature in accordance with the type of the substrate being used. For example, if a silicon substrate is used, the annealing temperature may be set lower than a temperature at which a silicon carbide substrate is annealed.
- Next, as illustrated in
FIG. 3A , thegate insulating film 8 covering thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, and the trench upper side face 51 is formed. - To form the
gate insulating film 8, thesubstrate 1 above which thetrench 5 has been formed is washed, and then, placed in a thermal oxidation furnace, where thesubstrate 1 is subjected to processing in a dry oxidation atmosphere at 1200° C. for half an hour. In this manner, a silicon oxide film (a thermal oxide film) serving as thegate insulating film 8 is formed on thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, and the trenchupper side face 51. - Next, as illustrated in
FIG. 3B , thegate electrode 9 is formed such that thegate electrode 9 extends in thetrench 5, above the upper surface of thesilicon carbide layer 2, and on thegate insulating film 8. - Specifically, a deposit of phosphorus (P)-doped polysilicon having a thickness of, e.g., 1000 nm is formed on the entire surface of the wafer by low pressure CVD (LP-CVD). Next, the wafer is subjected to rapid thermal annealing (RTA) in, e.g., an inert atmosphere at 1000° C. for 60 seconds to activate phosphorus. Thereafter, a mask layer (not shown) such as a resist having an opening corresponding to the portion other than the
trench 5 is formed. The polysilicon layer is then etched by RIE, thereby forming thegate electrode 9. It is sufficient that thegate electrode 9 has a shape covering at least the sidewall of thebody region 3. Thegate electrode 9 is not limited to the shape illustrated inFIG. 3B , and may occupy part of the inside of thetrench 5 for example. - Next, as illustrated in
FIG. 3C , thesource electrode 10 is formed such that thesource electrode 10 is in contact with thebody region 3 and thesource region 4. Thesource electrode 10 is formed on the upper surface of thesilicon carbide layer 2 so as to extend on thebody region 3 and thesource region 4. - Specifically, an interlayer insulating film (not shown) covering the
silicon carbide layer 2 and thegate electrode 9 is formed first. Next, an opening through which part of thesource region 4 and part of thebody region 3 are exposed is formed in the interlayer insulating film. A conductive film (e.g. a metal film of Ti) is formed in this opening, and annealing is performed as necessary. In this manner, thesource electrode 10 being in ohmic contact with thesource region 4 and thebody region 3 is obtained. - Further, the
drain electrode 11 is formed on the back face (the face opposite to the principal face) of thesubstrate 1. - In this manner, each of the unit cells of the semiconductor device, which is a MISFET having a trench gate structure, can be obtained.
- According to this manufacturing method, the trench
bottom impurity region 7 can be formed so as to cover the trench bottom 53 in a self-aligned manner. Accordingly, occurrence of misalignment is prevented, which can surely reduce concentration of electric field on the trench bottom 53 and can prevent dielectric breakdown of thegate insulating film 8 on the trench bottom 53 and a decrease in reliability of thegate insulating film 8. - Further, since the trench
bottom impurity region 7 is formed by causing silicon carbide to move into thetrench 5, it is possible to make the width of the trenchbottom impurity region 7 equivalent to the width of thetrench 5. Accordingly, it is possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion. - Furthermore, according to this manufacturing method, since the trench
bottom impurity region 7 is formed by performing the annealing, the trench bottom 53 does not suffer damage which could be caused by ion implantation. In addition, since this manufacturing method enables formation of the trenchbottom impurity region 7 at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of thetrench 5 can be reduced as compared to a case where ion implantation is performed. - Moreover, since the trench
bottom impurity region 7 is epitaxially grown on, and lattice-matched with the trench bottom 53, the trenchbottom impurity region 7 has high quality crystallinity. Consequently, thegate insulating film 8 formed on the trenchbottom impurity region 7 can be improved in reliability. - As the
gate insulating film 8, a nitrogen-containing silicon oxide film may be formed instead of the silicon oxide film. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface between thegate insulating film 8 and thebody region 3, improvement of channel mobility is expected. - Further, the
gate insulating film 8 may include a film other than the thermal oxide film. A deposited film formed by, e.g., chemical vapor deposition (CVC) or sputtering may be used as thegate insulating film 8. - (Variation)
- A semiconductor device according to a variation of the embodiment is described below with reference to the drawings.
-
FIG. 4A schematically illustrates a cross-sectional configuration of one of a plurality of unit cells included in asemiconductor device 300 according to this variation.FIG. 4B schematically illustrate an exemplary configuration of the semiconductor device viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this variation).FIG. 4A is the cross-sectional view taken along the line IVa-IVa′ inFIG. 4B . InFIGS. 4A and 4B , components which are the same as those of thesemiconductor device 100 illustrated inFIGS. 1A and 1B are denoted by the same reference characters. The following description will be mainly focused on differences between the semiconductor devices of the embodiment and the variation. - As illustrated in
FIG. 4A , each cell of thesemiconductor device 300 of the variation includes, between thetrench sidewall 50 and thegate insulating film 8, achannel layer 12 made of silicon carbide of the first conductivity type (N-type in this variation). Thechannel layer 12 has a carrier concentration of 1×1018 cm−3 and a thickness of 20 nm, for example. The carrier concentration (the impurity concentration) of thechannel layer 12 is preferably higher than the carrier concentrations of thedrift region 2 d and the trenchbottom impurity region 7. - The
channel layer 12 is effective at reducing depletion in the N-type region (thedrift region 2 d) between the P-type body region 3 and the P-type trenchbottom impurity region 7. Accordingly, this variation can reduce a parasitic resistance component (a JFET resistance component) more surely than the configuration illustrated inFIGS. 1A and 1B does. - The
channel layer 12 may have either a single layer structure or a multilayer structure, provided that any layer included in thechannel layer 12 has a carrier concentration higher than that of thedrift region 2 d. It is sufficient to adjust the thickness of thechannel layer 12 as appropriate in accordance with a design value of a gate threshold voltage. - A MOSFET including the
channel layer 12 of the first conductivity type (N-type in this variation) is called accumulation-type MOSFET, and operation of such an accumulation-type MOSFET is partially different from operation of a MOSFET which does not include the channel layer 12 (seeFIGS. 1A and 1B ). - For example, in the off state where a bias which is negative relative to the threshold is applied to the
gate electrode 9, since the MOSFET enters a depletion state in which the PN junction between thechannel layer 12 and thebody region 3 causes depletion to occur in thechannel layer 12, no current is allowed to flow. In the on state where a positive bias greater than the threshold is applied to thegate electrode 9, since the MOSFET enters an accumulation state in which a high density of electrons is accumulated in thechannel layer 12, a current is allowed to flow. - A manufacturing method of the
semiconductor device 300 of this variation is described next. - First, as illustrated in
FIG. 5A , thesilicon carbide layer 2 including thedrift region 2 d, thebody region 3, and thesource region 4 is formed on thesubstrate 1. Subsequently, as illustrated inFIG. 5B , thetrench 5 is formed such that thetrench 5 penetrates thesource region 4 and thebody region 3 of thesilicon carbide layer 2, and has the trench bottom 53 located in thedrift region 2 d. It is sufficient to perform these steps in a manner similar to the steps described with reference toFIGS. 2A and 2B in the manufacturing method of thesemiconductor device 100. - Next, as illustrated in
FIGS. 6A and 6B , the trenchbottom impurity region 7 which is of the second conductivity type (P-type in this variation) and covers the trench bottom 53 is formed in the following manner: annealing is performed in, e.g., an atmosphere of argon gas containing a P-type dopant gas, thereby causing part of silicon carbide of an upper corner portion of thetrench 5 to move to be placed on the trench bottom 53 while doping the silicon carbide with thedopant 16. More specifically, this step is sufficiently performed in a manner similar to the step described with reference toFIGS. 2C and 2D in the manufacturing method of thesemiconductor device 100. - Next, as illustrated in
FIG. 6C , thechannel layer 12 made of silicon carbide and serving as a channel layer is formed inside thetrench 5. Specifically, thechannel layer 12 is formed so as to cover thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, the trenchupper side face 51, the upper face of thesource region 4 surrounding thetrench 5, and the upper face of thebody region 3. Thechannel layer 12 is made of silicon carbide of the first conductivity type (N-type in this variation) having a carrier concentration of 1×1018 cm−3. - The
channel layer 12 is formed by using CVD apparatus for example. The CVD apparatus is supplied with a silicon-based gas (e.g. silane gas), a carbon-based gas (e.g. propane gas), and a dopant gas (e.g. Nitrogen gas if N-type is desired), and the CVD apparatus is heated to a temperature between 1500° C. and 1600° C. inclusive. However, the present disclosure is not limited to these conditions. For example, thechannel layer 12 can be epitaxially grown in a wider temperature range (e.g., between 1450° C. and 1650° C. inclusive) in a sufficient manner. - Note that, after forming the trench
bottom impurity region 7 as illustrated inFIGS. 6A and 6B , thechannel layer 12 illustrated inFIG. 6C can be grown in the same apparatus in a continuous manner. - It is also possible to form, instead of the
channel layer 12, an N-type channel layer by implanting ions into thetrench sidewall 50. It is, however, more preferable to form thechannel layer 12 by epitaxial growth because damage to crystals is reduced. - Next, as illustrated in
FIG. 7A , thegate insulating film 8 covering thechannel layer 12 in and around thetrench 5 is formed. Thegate insulating film 8 may be a silicon oxide film formed by thermal oxidation, a nitrogen-containing silicon oxide film, or a deposited film formed by CVD or sputtering. Thegate insulating film 8 is sufficiently formed in a manner similar to the step described with reference toFIG. 3A in the manufacturing method of thesemiconductor device 100. - Next, as illustrated in
FIG. 7B , thegate electrode 9 is formed such that thegate electrode 9 extends in thetrench 5, above the upper surface of thesilicon carbide layer 2, and on thegate insulating film 8. For example, after forming a deposited film of phosphorus (P)-doped polysilicon by LP-CVD, phosphorus is activated by RTA, and a portion of the film is etched and removed so as to leave a predetermined portion. More specifically, thegate electrode 9 is sufficiently formed in a manner similar to the step described with reference toFIG. 3B in the manufacturing method of thesemiconductor device 100. - Thereafter, as illustrated in
FIG. 7C , thesource electrode 10 is formed such that thesource electrode 10 extends on thebody region 3 and thesource region 4. Further, thedrain electrode 11 is formed on the back face (the face opposite to the principal face) of thesubstrate 1. Thesource electrode 10 and thedrain electrode 11 are sufficiently formed in a manner similar to the step described with reference toFIG. 3C in the manufacturing method of thesemiconductor device 100. - Each of the unit cells of the
semiconductor device 300 according to this variation is thus manufactured. In this variation, the trenchbottom impurity region 7 is also formed by causing silicon carbide of the upper corner portion of thetrench 5 to move to cover the trench bottom 53 while doping the silicon carbide with thedopant 16. Accordingly, thesemiconductor device 300 offers advantages similar to those offered by thesemiconductor device 100. Specifically, the trenchbottom impurity region 7 formed in a self-aligned manner relative to thetrench 5 without allowing misalignment, which can prevent dielectric breakdown of thegate insulating film 8 on the trench bottom 53 and a decrease in reliability of thegate insulating film 8. It is also possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion. In addition, thechannel layer 12 can reduce production of the parasitic resistance component (the JFET resistance component) more surely, as described above. - In the above embodiment and the variation, the
drift region 2 d is of N-type whereas the trenchbottom impurity region 7 is of P-type. On the contrary, the semiconductor devices may include thedrift region 2 d of P-type and the trenchbottom impurity region 7 of N-type. In other words, the above-described semiconductor devices may be configured such that the first conductivity type is P-type and the second conductivity type is N-type. If this is the case, to form the trenchbottom impurity region 7, silicon carbide is doped with an N-type dopant gas such as nitrogen or phosphine. - In the above embodiment and the variation, the vertical MISFETs having a trench gate structure have been described as typical examples. It is, however, possible to apply, to semiconductor devices of other types the structure in which the trench, the first semiconductor region of the first conductivity type, and the trench bottom impurity region of the second conductivity type are combined, the manufacturing method of the structure, and in particular, the method for forming the trench bottom impurity region.
- For example, the method for forming the trench bottom impurity region of the present disclosure may be applied to a P-type layer in a guard ring of a transistor or a diode, a P-type layer of a merged PiN and Shottky bather (MPS) diode, a P-type layer of a junction-barrier Schottky (JBS) diode, and the like. Since the method of the present disclosure does not employ ion implantation and CVD which are performed in conventional methods, the application of the method of the present disclosure is advantageous in that a P-type layer having high crystallinity and high quality can be selectively formed on a trench bottom, and is expected to improve reliability of the semiconductor device.
- Here, the MPS diode refers to a diode designed to take advantage of the strengths of a PiN diode and a Schottky barrier diode. The JBS diode is capable of reducing a leak current of a Schottky bather by using a depletion layer at pn junction in addition to using the Schottky barrier. The JBS diode utilizes the pn junction to reduce the leak current. On the other hand, the MPS diode differs from the JBS diode in that, in the MPS diode, the current also flows to the pn junction, and thereby enabling obtainment of a large forward current at a relatively high forward voltage. Both of the MPS diode and the JBS diode have a structure in which a Schottky electrode is electrically connected to a P-type layer and an N-type layer.
-
FIG. 8 is a cross-sectional view schematically illustrating a structure of a JBS diode to which the technique of the present disclosure is applied. The structure ofFIG. 8 includes asubstrate 61 of the first conductivity type (N-type in this example) and asemiconductor layer 63 of the first conductivity type (N-type) formed on thesubstrate 61. A plurality oftrenches 73 are arranged in thesemiconductor layer 63, and trenchbottom impurity regions 65 of the second conductivity type (P-type in this example) are each formed so as to cover a corresponding one of the bottoms of thetrenches 73. Further, afirst electrode 69 extends in thetrenches 73 and on thesemiconductor layer 63. Thesubstrate 61 has asecond electrode 71 formed on its back face. Part of an upper corner portion of eachtrench 73 is removed, and the upper surface of thesemiconductor layer 63 is rounded for example. The upper face of each trenchbottom impurity region 65 is curved and downwardly convex for example. The lower face of each trenchbottom impurity region 65 may be flat, be extend in a sub-trench, or be rounded, for example. - Here, the
first electrode 69 is made of a metal which causes a Schottky barrier to be formed on thesemiconductor layer 63. For example, when thesemiconductor layer 63 is made of 4H—SiC, Ti is selected as a material for thefirst electrode 69. - In this structure, the bottoms of the
trenches 73 are protected by the trenchbottom impurity regions 65.Regions 101 which are located in an upper portion of thesemiconductor layer 63 and in which no trenches extend andregions 102 of thesemiconductor layer 63 each of which is located near corresponding one of the sidewalls of thetrenches 73 are in Schottky junction with thefirst electrode 69. Thus, by causing thefirst electrode 69 to serve as an anode and thesecond electrode 71 to serve as a cathode, the semiconductor device ofFIG. 8 functions as a JBS diode. When a forward bias is applied to the JBS diode, a diode current flows from thefirst electrode 69 to thesecond electrode 71 through theregions bottom impurity regions 65 and thesemiconductor layer 63, depletion layers extend from the pn junctions. These depletion layers overlap depletion layers extending from adjacent ones of thetrench impurity regions 65, thereby advantageously interrupt a leak current at the Schottky junction of theregions - The MPS diode can be produced by, e.g., adjusting a carrier concentration of the trench
bottom impurity regions 65 or annealing conditions of thefirst electrode 69 such that the trenchbottom impurity regions 65 and thefirst electrode 69 are in ohmic contact. - In order to build this structure, the above-described method for forming the trench
bottom impurity region 7 of, e.g., thesemiconductor device 100 can be utilized. Specifically, after forming thetrenches 73 in thesemiconductor layer 63, annealing is performed in an argon atmosphere containing a P-type dopant gas (e.g., trimethylaluminum or diborane). This annealing causes semiconductor elements of the upper corner portions of thetrenches 73 to move to the bottoms of thetrenches 73 while doping the semiconductor elements with the dopant, thereby forming the trenchbottom impurity regions 65 of P-type. Thus, thetrench impurity regions 65 can be formed in a self-aligned manner with respect to thetrenches 73. - —Structure of Semiconductor Device—
- An
illustrative semiconductor device 100 a according to a second embodiment of the present disclosure and a manufacturing method of thesemiconductor device 100 a will be described below with reference to the drawings. - For example, the semiconductor device is a silicon carbide semiconductor device, and specifically, includes a plurality of unit cells each of which is a SiC-metal-insulator-semiconductor field-effect transistor (SiC-MISFET) having a trench gate structure.
-
FIG. 9A schematically illustrates a cross-sectional configuration of one of the plurality of the unit cells included in thesemiconductor device 100 a.FIG. 9B schematically illustrates an exemplary configuration of thesemiconductor device 100 a viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this case).FIG. 9A is the cross-sectional view taken along the line Xia-XIa′ inFIG. 9B .FIG. 9B illustrates an arrangement ofbody regions 3,source regions 4, trenchtop impurity regions 6, andtrenches 5 while omitting the other components. Although the illustratedtrenches 5 have a rectangular shape as viewed from above, each unit cell may have another shape (e.g., a square shape or a polygonal shape). - Each unit cell includes a
substrate 1. As thesubstrate 1, a silicon carbide substrate (a SiC substrate) of N-type (the first conductivity type) having a (0001) Si plane serving as the principal face can be used for example. However, thesubstrate 1 is not limited to this. A SiC substrate having a C plane serving as the principal face may be used as thesubstrate 1. Thesubstrate 1 may have any polytype structure. In this embodiment, a 4H—SiC substrate is used as an example. - On the principal face of the
substrate 1, a silicon carbide layer (a semiconductor layer) 2 which is, e.g., an epitaxial layer is formed. Thesilicon carbide layer 2 includes a drift region (a first semiconductor region) 2 d of the first conductivity type (N-type in this embodiment) formed on the principal face of thesubstrate 1, thebody region 3 of the second conductivity type (P-type in this embodiment) formed on thedrift region 2 d, the source region (a second semiconductor region) 4 of the first conductivity type (N-type) formed in an upper portion of thebody region 3, and the trenchtop impurity region 6 of the second conductivity type formed in an upper portion (i.e., an upper face portion) of thesource region 4. Here, thesubstrate 1 is of the first conductivity type (N-type), and has an impurity concentration higher than that of thedrift region 2 d. - In the illustrated embodiment, the
source region 4 is enclosed with thebody region 3 at the bottom face and the side faces. Here, thesilicon carbide layer 2 is a SiC layer formed by epitaxial growth. Thesilicon carbide layer 2, however, may be formed by implanting N-type or P-type impurity ions into a portion of thesubstrate 1 located near the principal face of thesubstrate 1. - In the
silicon carbide layer 2, atrench 5 penetrates, from a principal face 52 (i.e. a Si plane), the trenchtop impurity region 6, thebody region 3, and thesource region 4, and reaches thedrift region 2 d. In the embodiment ofFIG. 9A , thetrench 5 has atrench sidewall 50 which is perpendicular to theprincipal face 52 of thesilicon carbide layer 2. The width of an upper portion of thetrench 5 increases upwardly. The trenchtop impurity region 6 is located in an upper peripheral portion of thetrench 5. The upper face of the trenchtop impurity region 6 is downwardly oblique toward the inside of thetrench 5. - The
trench 5 has a trench bottom 53, thetrench sidewall 50, and a trench upper side face 51 corresponding to the upper face of the trenchtop impurity region 6. The trench upper side face 51 is located between thetrench sidewall 50 and a portion of theprincipal face 52 of thesilicon carbide layer 2 surrounding thetrench 5, and different from thetrench sidewall 50 and theprincipal face 52 of thesilicon carbide layer 2. The trench upper side face 51 may be substantially plane or rounded. - Note that the
trench sidewall 50 may be oblique relative to theprincipal face 52 of thesilicon carbide layer 2. If this is the case, thetrench 5 has, in the upper portion, the trench upper side face 51 which is more oblique than theoblique trench sidewall 50. That is, thetrench 5 is formed such that the width of its upper portion increases upwardly, as compared to the portion below the upper portion. - A trench
bottom impurity region 7 of the second conductivity type (P-type) is formed in thetrench 5 such that the trenchbottom impurity region 7 covers the upper surface of thetrench bottom 53. The upper face of the trenchbottom impurity region 7 is downwardly convex (in other words, is concave). The trench bottom 53 corresponds to a portion of the upper face of thedrift region 2 d located under thetrench 5. Since the trenchbottom impurity region 7 covers the trench bottom 53, the trench bottom 53 corresponds to the interface between thedrift region 2 d and the trenchbottom impurity region 7. - The trench
top impurity region 6 has an impurity concentration (a carrier concentration) higher than an impurity concentration (a carrier concentration) of the trenchbottom impurity region 7. It is preferable that the impurity concentration (the carrier concentration) of the trenchtop impurity region 6 is higher than an impurity concentration (a carrier concentration) of thesource region 4. - The upper face of the trench
bottom impurity region 7 is located below the interface between thedrift region 2 d and thebody region 3. On thetrench sidewall 50, the distance H1 extending between an upper end of the trenchbottom impurity region 7 and the bottom face of thebody region 3 is preferably set to 0.1 μm or more, for example. Further, thetrench sidewall 50 coincides with the side faces of the trenchbottom impurity region 7. - A
gate insulating film 8 covering at least thetrench sidewall 50 and the trenchbottom impurity region 7 is formed in thetrench 5. In the embodiment ofFIG. 9A , thegate insulating film 8 is also in contact with the trenchupper side face 51, i.e., the upper face of the trenchtop impurity region 6 and a portion of the upper face of thesource region 4. Thegate insulating film 8 is, e.g., a silicon oxide film formed by thermal oxidation or a silicon oxide film containing nitrogen (N). - A
gate electrode 9 is formed on thegate insulating film 8 in thetrench 5. Here, for example, thetrench 5 is filled with thegate electrode 9. Thus, thegate electrode 9 is insulated from thesilicon carbide layer 2 by thegate insulating film 8. - A
source electrode 10 shared by the source and the body is formed on thesilicon carbide layer 2 such that thesource electrode 10 is in contact with both of thebody region 3 and thesource region 4. Further, adrain electrode 11 is provided on the back face of thesubstrate 1. - As illustrated in
FIG. 9B , in thesemiconductor device 100 a of this embodiment, the trenchtop impurity region 6 surrounds thetrench 5 having a rectangular shape as viewed from above. Areas near the short sides of the trench 5 (inFIG. 9B , the areas near the upper and lower ends of each trench 5) may be configured not to operate as an element such as a transistor by implanting a high concentration of a P-type impurity such that the P-type impurity reaches thedrift region 2 d. If this is the case, it is sufficient that the trenchtop impurity region 6 extends along the long sides of thetrench 5. In a case where thetrench 5 has another shape as viewed from above, it is also sufficient that the trenchtop impurity region 6 is formed near a portion of thetrench 5 serving as an element. - Each unit cell of the
semiconductor device 100 a is the thus configured MISFET having a trench gate structure. - When the
source electrode 10 is connected to a ground potential and a bias which is negative relative to a threshold is applied to thegate electrode 9, each unit cell enters an accumulation state in which positive holes are induced in an area located between thesource region 4 and thedrift region 2 d and near the interface between thebody region 3 and thegate insulating film 8. Under this state, since the paths of electrons serving as conductive carriers are interrupted, no current is allowed to pass (the off state). In the off state, when a high voltage is applied between thedrain electrode 11 and thesource electrode 10 such that thedrain electrode 11 is positive, the PN junction between thebody region 3 and thedrift region 2 d is reverse-biased, and a depletion layer extends in thebody region 3 and thedrift region 2 d, thereby maintaining the high voltage. - When a positive bias greater than the threshold is applied to the
gate electrode 9, each unit cell enters an inversion state in which electrons are induced between thesource region 4 and thedrift region 2 d and near the interface between thebody region 3 and thegate insulating film 8, thereby causing an inversion layer to be formed. Consequently, the carriers flow through thesource electrode 10, thesource region 4, the inversion layer (not shown) extending in thebody region 3 and being in contact with thegate insulating film 8, thedrift region 2 d, thesubstrate 1, and thedrain electrode 11, in this order (the on state). - As will be detailed later in the description of a manufacturing method of the semiconductor device, the trench
bottom impurity region 7 is formed by causing silicon carbide constituting part of the trenchtop impurity region 6 provided in an upper corner portion (the upper peripheral portion) of thetrench 5 to move and cover thetrench bottom 53. Accordingly, thetrench sidewall 50 coincides with the side faces of the trenchbottom impurity region 7 nearly without misalignment. - Thus, in the
semiconductor device 100 a, it is ensured that the trenchbottom impurity region 7 of the second conductivity type (P-type) covers thetrench bottom 53. Therefore, even when a high voltage is applied between the source and the drain, an electric field to be applied to the trench bottom 53 can be reduced. Consequently, it is ensured that the MISFET withstands the high voltage, and damage to the MISFET can be prevented or reduced. - It is highly unlikely that the trench
bottom impurity region 7 is allowed to extend outside thetrench 5. This makes it possible to overcome a disadvantage of the conventional techniques: depletion occurs in a portion of thedrift region 2 d located between a P-type region extending from the bottom of thetrench 5 toward theprincipal face 52 and the body region 3 (of P-type), and the depletion results in an increase in a parasitic resistance component (a JFET resistance component). - —Manufacturing Method of Semiconductor Device—
- A manufacturing method of the illustrative semiconductor device of this embodiment will be described next.
- First, a step illustrated in
FIG. 10A is performed. In this step, thesilicon carbide layer 2 including thedrift region 2 d, thebody region 3, thesource region 4, and the trenchtop impurity region 6 is formed on thesubstrate 1. - As an example of the
substrate 1, a 4H-silicon carbide substrate of the first conductivity type (N-type in this embodiment) having an off-angle of 4° relative to its (0001) Si plane is used. Thesilicon carbide layer 2 of N-type is epitaxially grown on the (0001) Si plane of thesubstrate 1. Thesilicon carbide layer 2 has a carrier concentration of 8×1015 cm−3 and a thickness of 12 μm, for example. As an N-type dopant, nitrogen is used for example. - Next, the P-
type body region 3 is formed in a surface portion (an upper portion) of thesilicon carbide layer 2. Thebody region 3 has a carrier concentration of 2×1018 cm−3 and a thickness of 1.2 μm, for example. Thebody region 3 is formed by implanting P-type impurity ions (e.g. Al ions) into thesilicon carbide layer 2, for example. In thesilicon carbide layer 2, the potion where thebody region 3 does not extend serves as thedrift region 2 d. - The
body region 3 may be epitaxially grown on the N-typesilicon carbide layer 2 while supplying a P-type dopant (e.g., trimethylaluminum). - Next, the N-
type source region 4 is formed in an upper portion of thebody region 3. Thesource region 4 has a carrier concentration of 5×1019 cm−3 and a thickness of 0.6 μm, for example. Thesource region 4 is formed by implanting N-type impurity ions (e.g., N ions) into thebody region 3 with the use of a mask layer (not shown) formed on thesilicon carbide layer 2 and made of, e.g., a silicon oxide or polysilicon. - Next, the trench
top impurity region 6 of P-type is formed in an upper portion of thesource region 4. The trenchtop impurity region 6 has a carrier concentration of 1×1020 cm−3 and a thickness of 0.3 μm. The trenchtop impurity region 6 can be formed by implanting P-type impurity ions (e.g. Al ions) into the N-type source region 4 with the use of a mask layer (not shown) which is a silicon oxide film or a polysilicon film formed on thesilicon carbide layer 2. Thereafter, annealing is performed in an inert atmosphere and at 1700° C. for about 30 minutes, for example. This annealing activates the impurities implanted inbody region 3, thesource region 4, and the trenchtop impurity region 6. - It is preferable that the P-type impurity concentration (the carrier concentration) of the trench
top impurity region 6 is higher than N-type impurity concentration (the carrier concentration) of thesource region 4, for the following reason: in a later step of forming the trenchbottom impurity region 7, even if part of thesource region 4 moves, together with part of the trenchtop impurity region 6, to the trench bottom 53 and the P-type and the N-type impurities of theregions bottom impurity region 7 has P-type conductivity. - Although this embodiment exemplifies the trench
top impurity region 6 formed in the upper portion of thesource region 4, the trenchtop impurity region 6 may be formed by epitaxially growing P-type silicon carbide on the upper face of thesource region 4. - Next, as illustrated in
FIG. 10B , thetrench 5 is formed in thesilicon carbide layer 2. In this embodiment, thetrench 5 is formed such that thetrench 5 penetrates thesource region 4 and thebody region 3, and has the trench bottom 53 located in thedrift region 2 d. - To form the
trench 5, a mask layer (not shown) such as a plasma oxide film is formed on part of thesource region 4, and then, reactive ion etching (RIE) is performed using the mask layer as a mask. In this manner, thetrench 5 which has, e.g., a depth of 1.5 μm and a width of 1 μm is formed in thesilicon carbide layer 2. - In the embodiment illustrated in
FIG. 10B , thetrench sidewall 50 of thetrench 5 is substantially perpendicular to the principal face of thesubstrate 1. Thetrench sidewall 50, however, may be oblique relative to the direction of a normal to the principal face of thesubstrate 1. In other words, thetrench 5 may have a tapered or reverse-tapered shape of which the width varies along the height. - Next, as illustrated in
FIGS. 10C and 10D , the trenchbottom impurity region 7 which covers the trench bottom 53 and has the same conductivity type as that of the trenchtop impurity region 6, i.e., the second conductivity type (P-type in this embodiment) is formed. The trenchbottom impurity region 7 is formed by causing, by means of a heat treatment in an inert atmosphere, part of the trenchtop impurity region 6 located in the upper corner portion (the upper peripheral portion) of thetrench 5 to move to be placed on thetrench bottom 53. - Specifically, the
substrate 1 having thesilicon carbide layer 2 formed thereon is annealed in an argon (Ar) gas atmosphere at 1530° C. and 200 mbar (200 hPa). The annealing time is five minutes, for example. - This annealing causes the silicon carbide constituting the trench
top impurity region 6 to move to be placed on the upper surface of thetrench bottom 53. Since the P-type impurity contained in the trenchtop impurity region 6 also moves to the trench bottom 53 at this time, thetrench impurity region 7 has the same conductivity type as that of the trenchtop impurity region 6. However, when moving to the trench bottom 53, part of the P-type impurity of the trenchtop impurity region 6 is separated to be left in a vapor phase or compensated by the N-type impurity dispersing from thesource region 4 or thedrift region 2 d, the impurity concentration (the carrier concentration) of the trenchbottom impurity region 7 becomes lower than the impurity concentration (the carrier concentration) of the trenchtop impurity region 6. - The carrier concentration of the trench
bottom impurity region 7 depends on the annealing conditions, the trench structure, and the like. The carrier concentration of the trenchbottom impurity region 7 of this embodiment is approximately from the range of 1016 cm−3 to the range of 1018 cm−3, for example. The silicon carbide of the trenchbottom impurity region 7 is lattice-matched with the silicon carbide of the trench bottom 53 and thetrench sidewall 50, and has few crystal defects and high crystal quality. It is presumed that the movement of silicon carbide during formation of the trenchbottom impurity region 7 is caused by surface diffusion. However, the present disclosure is not limited to the case where surface diffusion actually causes the movement of silicon carbide. - Since part of the silicon carbide of the upper corner portion of the
trench 5 moves and forms the trenchbottom impurity region 7, the upper face of the trench top impurity region 6 (corresponding to the trench upper side face 51) is likely to become downwardly oblique toward the inside of thetrench 5 in the upper peripheral portion of thetrench 5. In addition, the upper face of the trench top impurity region 6 (i.e., the upper corner portion of the trench 5) is likely to have a rounded shape. - Further, the upper face of the trench
bottom impurity region 7 is likely to be formed in a roundly concave plane. The upper face is curved and has a curvature radius of about 0.2-0.3 μm, for example. - The annealing can eliminate damage to the crystals on the surface of the
trench 5 caused by the RIE performed to form thetrench 5. Further, if a sub-trench (a portion further recessed by a large amount of etching on the trench bottom and near the sidewall of the trench) has been formed in a corner portion of the trench bottom 53, the sub-trench is filled with silicon carbide moving during the annealing and becomes negligible. - In this step, the annealing may be performed in an argon (Ar) gas atmosphere containing a P-type dopant gas (e.g., trimethylaluminum or diborane) and at 1530° C. and 200 mbar (200 hPa), for example. If this is the case, the annealing time is also set to five minutes for example. Since this annealing can make the impurity concentration of the trench
bottom impurity region 7 higher as compared to a case where no P-type dopant gas is added, it is possible to reduce concentration of electric field on the trench bottom 53 more effectively. - The annealing can form the trench
bottom impurity region 7 in a shape which is in contact only with part of a lower portion of thetrench sidewall 50 and covers the upper face of thetrench bottom 53. - After the annealing in the Ar atmosphere, annealing in a hydrogen atmosphere may be performed. During this annealing, hydrogen etches and removes an unnecessary P-type region which can have been formed on the
trench sidewall 50 in the formation of the trenchbottom impurity region 7. In this manner, a current path is ensured and a rise in the on-resistance can be reduced. - To ensure the current path, it is desirable that the upper end of the trench
bottom impurity region 7 is located below the interface between thebody region 3 and thedrift region 2 d, and the dimension H1 between the upper end and the interface is equal to or larger than a predetermined value (e.g., 0.1 μm). - The conditions of the annealing are not limited those described above. For example, the annealing may be performed in an atmosphere of an inert gas such as argon gas, a hydrogen atmosphere, an atmosphere of a chlorine-based gas, or an atmosphere containing a mixture of the forgoing gases. Further, the annealing may be performed in the presence of the foregoing gases with addition of a dopant gas. It is preferable, however, to form the trench
bottom impurity region 7 in an argon gas atmosphere. - Although the annealing temperature is not particularly limited, it is preferable to perform the annealing at a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C., for example. At a temperature equal to or higher than 1500° C., it is possible to cause silicon carbide to move to form the trench
bottom impurity region 7 within a short time of one hour or less. At a temperature equal to or lower than 1600° C., it is possible to reduce occurrence of severe roughness such as step bunching and Si missing on the surface of thesilicon carbide layer 2. It is desirable to adjust appropriately the specific conditions of the annealing such that the depth and the width of thetrench 5 will be within tolerance determined in view of device design. - It is sufficient to change the annealing temperature in accordance with the type of the substrate being used. For example, if a silicon substrate is used, the annealing temperature may be set lower than a temperature at which a silicon carbide substrate is annealed.
- Next, as illustrated in
FIG. 11A , thegate insulating film 8 covering thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, and the trench upper side face 51 (the upper face of the trench top impurity region 6) is formed. - To form the
gate insulating film 8, thesubstrate 1 above which thetrench 5 has been formed is washed, and then, placed in a thermal oxidation furnace, where thesubstrate 1 is subjected to processing in a dry oxidation atmosphere at 1200° C. for half an hour. In this manner, a silicon oxide film (a thermal oxide film) serving as thegate insulating film 8 is formed on thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, and the trenchupper side face 51. - A nitrogen-containing silicon oxide film may be formed instead of the silicon oxide film. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface between the
gate insulating film 8 and thebody region 3, improvement of channel mobility is expected. - Next, as illustrated in
FIG. 11B , thegate electrode 9 is formed such that thegate electrode 9 extends in thetrench 5, above the upper surface of thesilicon carbide layer 2, and on thegate insulating film 8. - Specifically, a deposit of phosphorus (P)-doped polysilicon having a thickness of, e.g., 1000 nm is formed on the entire surface of the wafer by low pressure CVD (LP-CVD). Next, the wafer is subjected to rapid thermal annealing (RTA) in, e.g., an inert atmosphere at 1000° C. for 60 seconds to activate phosphorus. Thereafter, a mask layer (not shown) such as a resist having an opening corresponding to the portion other than the
trench 5 is formed. The polysilicon layer is then etched by RIE, thereby forming thegate electrode 9. Thegate electrode 9 is not limited to the shape illustrated inFIG. 11B , and may occupy part of the inside of thetrench 5 for example. - Next, as illustrated in
FIG. 11C , thesource electrode 10 is formed such that thesource electrode 10 is in contact with thebody region 3 and thesource region 4. Thesource electrode 10 is formed on the upper surface of thesilicon carbide layer 2 so as to extend on thebody region 3 and thesource region 4. - Specifically, an interlayer insulating film (not shown) covering the
silicon carbide layer 2 and thegate electrode 9 is formed first. Next, an opening through which part of thesource region 4 and part of thebody region 3 are exposed is formed in the interlayer insulating film. A conductive film (e.g. a metal film of Ti) is formed in this opening, and annealing is performed as necessary. In this manner, thesource electrode 10 being in ohmic contact with thesource region 4 and thebody region 3 is obtained. - Further, the
drain electrode 11 is formed on the back face (the face opposite to the principal face) of thesubstrate 1. - In this manner, each of the unit cells of the semiconductor device, which is a MISFET having a trench gate structure, can be obtained.
- According to this manufacturing method, the trench
bottom impurity region 7 can be formed so as to cover the trench bottom 53 in a self-aligned manner. Accordingly, occurrence of misalignment is prevented, which can surely reduce concentration of electric field on the trench bottom 53 and can prevent dielectric breakdown of thegate insulating film 8 on the trench bottom 53 and a decrease in reliability of thegate insulating film 8. - Further, since the trench
bottom impurity region 7 is formed by causing silicon carbide to move into thetrench 5, it is possible to make the width of the trenchbottom impurity region 7 equivalent to the width of thetrench 5. Accordingly, it is possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion. - Furthermore, according to this manufacturing method, since the trench
bottom impurity region 7 can be formed by means of the annealing, the trench bottom 53 does not suffer damage which could be caused by ion implantation. In addition, since this manufacturing method enables formation of the trenchbottom impurity region 7 at a temperature lower than a temperature of activation annealing in ion plantation, the roughness on the wall of thetrench 5 can be reduced as compared to a case where ion implantation is performed. - Moreover, since the trench
bottom impurity region 7 is epitaxially grown on, and lattice-matched with the trench bottom 53, the trenchbottom impurity region 7 has high quality crystallinity. Consequently, thegate insulating film 8 formed on the trenchbottom impurity region 7 can be improved in reliability. - As the
gate insulating film 8, a nitrogen-containing silicon oxide film may be formed. Since use of the nitrogen-containing silicon oxide film reduces interface state density at the interface of the gate insulating film, improvement of channel mobility is expected. Further, thegate insulating film 8 may include a film other than the thermal oxide film. A deposited film formed by, e.g., chemical vapor deposition (CVC) or sputtering may be used as thegate insulating film 8. - (Variation of Semiconductor Device)
- A variation of the above semiconductor device will be described below with reference to the drawings.
-
FIG. 12A schematically illustrates a cross-sectional configuration of one of the plurality of unit cells included in asemiconductor device 300 a according to this variation.FIG. 12B schematically illustrate an exemplary configuration of the semiconductor device viewed from above, specifically, the surfaces of silicon carbide layers of the plurality of unit cells (three unit cells in this variation).FIG. 12A is the cross-sectional view taken along the line XIIa-XIIa′ inFIG. 12B . InFIGS. 12A and 12B , components which are the same as those of thesemiconductor device 100 a illustrated inFIGS. 9A and 9B are denoted by the same reference characters. The following description will be mainly focused on differences between the semiconductor devices of the embodiment and the variation. - As illustrated in
FIG. 12A , each cell of thesemiconductor device 300 a of the variation includes, between thetrench sidewall 50 and thegate insulating film 8, achannel layer 12 made of silicon carbide of the first conductivity type (N-type in this variation). Thechannel layer 12 has a carrier concentration of 1×1018 cm−3 and a thickness of 20 nm, for example. The carrier concentration (the impurity concentration) of thechannel layer 12 is preferably higher than the carrier concentrations of thedrift region 2 d and the trenchbottom impurity region 7. - The
channel layer 12 is effective at reducing depletion in the N-type region (thedrift region 2 d) between the P-type body region 3 and the P-type trenchbottom impurity region 7. Accordingly, this variation can reduce a parasitic resistance component (a JFET resistance component) more surely than the configuration illustrated inFIGS. 9A and 9B does. - The
channel layer 12 may have either a single layer structure or a multilayer structure, provided that any layer included in thechannel layer 12 has a carrier concentration higher than that of thedrift region 2 d. It is sufficient to adjust the thickness of thechannel layer 12 as appropriate in accordance with a design value of a gate threshold voltage. - In the variation illustrated in
FIG. 12A , thechannel layer 12 covers the entire inner wall of thetrench 5, inclusive of the upper face of the trenchtop impurity region 6. However, a portion of thechannel layer 12 located at least between thegate insulating film 8 and thebody region 3 functions as a channel through which carriers move. When thechannel layer 12 is in contact with the upper face of the trenchtop impurity region 6, a depletion layer is formed between thechannel layer 12 of N-type and the trenchtop impurity region 6 of P-type. In this case, the formation of the depletion layer makes it possible to render small the capacity formed between thegate electrode 9 and thesource region 4 without increasing the thickness of thegate insulating film 8. - A MOSFET including the
channel layer 12 of the first conductivity type (N-type in this variation) is called accumulation-type MOSFET, and operation of such an accumulation-type MOSFET is partially different from operation of a MOSFET which does not include the channel layer 12 (seeFIGS. 9A and 9B ). - For example, in the off state where a bias which is negative relative to the threshold is applied to the
gate electrode 9, since the MOSFET enters a depletion state in which the PN junction between thechannel layer 12 and thebody region 3 causes depletion to occur in thechannel layer 12, no current is allowed to flow. In the on state where a positive bias greater than the threshold is applied to thegate electrode 9, since the MOSFET enters an accumulation state in which a high density of electrons is accumulated in thechannel layer 12, a current is allowed to flow. - A manufacturing method of the
semiconductor device 300 a of this variation is described next. - First, as illustrated in
FIG. 13A , thesilicon carbide layer 2 including thedrift region 2 d, thebody region 3, thesource region 4, and the trenchtop impurity region 6 is formed on thesubstrate 1. Subsequently, as illustrated inFIG. 13B , thetrench 5 is formed such that thetrench 5 penetrates the trenchtop impurity region 6, thesource region 4, and thebody region 3 of thesilicon carbide layer 2, and has the trench bottom 53 located in thedrift region 2 d. It is sufficient to perform these steps in a manner similar to the steps described with reference toFIGS. 10A and 10B in the manufacturing method of thesemiconductor device 100 a. - Next, as illustrated in
FIGS. 14A and 14B , the trenchbottom impurity region 7 which is of the second conductivity type (P-type in this variation) and covers the trench bottom 53 is formed in the following manner: annealing is performed in, e.g., an atmosphere of an inert gas such as argon gas, thereby causing part of silicon carbide constituting the trenchtop impurity region 6 provided in the upper corner portion (the upper peripheral portion) of thetrench 5 to move to be placed on thetrench bottom 53. More specifically, this step is sufficiently performed in a manner similar to the step described with reference toFIGS. 10C and 10D in the manufacturing method of thesemiconductor device 100 a. - Next, as illustrated in
FIG. 14C , thechannel layer 12 made of silicon carbide is formed inside thetrench 5. Specifically, thechannel layer 12 is formed so as to cover thetrench sidewall 50, the upper face of the trenchbottom impurity region 7, the trench upper side face 51 (the upper face of the trench top impurity region 6), the upper face of thesource region 4 surrounding thetrench 5, and the upper face of thebody region 3. Thechannel layer 12 is made of silicon carbide of the first conductivity type (N-type in this variation) having a carrier concentration of 1×1018 cm−3. - The
channel layer 12 is formed in a CVD apparatus for example. The CVD apparatus is supplied with a silicon-based gas (e.g. silane gas), a carbon-based gas (e.g. propane gas), and a dopant gas (e.g. Nitrogen gas if N-type is desired), and the CVD apparatus is heated to a temperature equal to or higher than 1500° C. and equal to or lower than 1600° C. However, the present disclosure is not limited to these conditions. For example, thechannel layer 12 can be epitaxially grown in a wider temperature range (e.g., between 1450° C. and 1650° C. inclusive) in a sufficient manner. - Note that, after forming the trench
bottom impurity region 7 as illustrated inFIGS. 14A and 14B , thechannel layer 12 illustrated inFIG. 14C can be grown in the same apparatus in a continuous manner. - It is also possible to form, instead of the
channel layer 12, an N-type channel layer by implanting ions into thetrench sidewall 50. It is, however, more preferable to use thechannel layer 12 formed by epitaxial growth because damage to crystals is reduced. - Next, as illustrated in
FIG. 15A , thegate insulating film 8 covering thechannel layer 12 in and around thetrench 5 is formed. Thegate insulating film 8 may be a silicon oxide film formed by thermal oxidation, a nitrogen-containing silicon oxide film, or a deposited film formed by CVD or sputtering. Thegate insulating film 8 is sufficiently formed in a manner similar to the step described with reference toFIG. 11A in the manufacturing method of thesemiconductor device 100 a. - Next, as illustrated in
FIG. 15B , thegate electrode 9 is formed such that thegate electrode 9 extends in thetrench 5, above the upper surface of thesilicon carbide layer 2, and on thegate insulating film 8. For example, after forming a deposited film of phosphorus (P)-doped polysilicon by LP-CVD, phosphorus is activated by RTA, and a portion of the film is etched and removed so as to leave a predetermined portion. More specifically, thegate electrode 9 is sufficiently formed in a manner similar to the step described with reference toFIG. 11B in the manufacturing method of thesemiconductor device 100 a. - Thereafter, as illustrated in
FIG. 15C , thesource electrode 10 is formed such that thesource electrode 10 extends on thebody region 3 and thesource region 4. Further, thedrain electrode 11 is formed on the back face (the face opposite to the principal face) of thesubstrate 1. Thesource electrode 10 and thedrain electrode 11 are sufficiently formed in a manner similar to the step described with reference toFIG. 11C in the manufacturing method of thesemiconductor device 100 a. - The
semiconductor device 300 a according to this variation is thus manufactured. In this variation, the trenchbottom impurity region 7 covering the trench bottom 53 is also formed by causing silicon carbide of the upper corner portion of thetrench 5 to move. Accordingly, thesemiconductor device 300 a offers advantages similar to those offered by thesemiconductor device 100 a. Specifically, the trenchbottom impurity region 7 is formed in a self-aligned manner relative to thetrench 5 without allowing misalignment, which can prevent dielectric breakdown of thegate insulating film 8 on the trench bottom 53 and a decrease in reliability of thegate insulating film 8. It is also possible to reduce depletion in the N-type region between the P-type body region and the P-type region formed on the trench bottom 53, and a parasitic resistance component (a JFET resistance component) which can be produced by the depletion. In addition, thechannel layer 12 can reduce production of the parasitic resistance component (the JFET resistance component) more surely, as described above. - In the above embodiment and the variation, the
drift region 2 d is of N-type whereas the trenchtop impurity region 6 and the trenchbottom impurity region 7 are of P-type. On the contrary, the semiconductor devices may include thedrift region 2 d of P-type and the trenchbottom impurity region 7 of N-type. In other words, the above-described semiconductor devices may be configured such that the first conductivity type is P-type and the second conductivity type is N-type. - In the above embodiment and the variation, the vertical MISFETs having a trench gate structure have been described as typical examples. It is, however, possible to apply, to semiconductor devices of other types, the structure in which the trench, the first semiconductor region of the first conductivity type, and the trench bottom impurity region and the trench top impurity region of the second conductivity type are combined, the manufacturing method of the structure, and in particular, the method for forming the trench bottom impurity region.
- For example, the method for forming the trench bottom impurity region of the present disclosure may be applied to a P-type layer in a guard ring of a transistor or a diode, a P-type layer of a merged PiN and Shottky bather (MPS) diode, a P-type layer of a junction-barrier Schottky (JBS) diode, and the like. Since the method of the present disclosure does not employ ion implantation and CVD which are performed in conventional methods, the application of the method of the present disclosure is advantageous in that a P-type layer having high crystallinity and high quality can be selectively formed on a trench bottom, and is expected to improve reliability of the semiconductor device.
-
FIG. 16 is a cross-sectional view schematically illustrating a structure of a JBS diode to which the technique of the present disclosure is applied. This JBS diode to which the technique of the present disclosure is applied includes asubstrate 61 of the first conductivity type (N-type in this example) and a semiconductor layer (a first semiconductor region) 63 of the first conductivity type (N-type) formed on thesubstrate 61. A plurality oftrenches 73 are arranged in thesemiconductor layer 63, and trenchbottom impurity regions 65 of the second conductivity type (P-type in this example) are each formed so as to cover a corresponding one of the bottoms of thetrenches 73. Further, trenchtop impurity regions 67 of the second conductivity type (P-type in this example) are each formed in an upper peripheral portion (an upper corner portion) of a corresponding one of thetrenches 73. Furthermore, afirst electrode 69 extends in thetrenches 73 and on thesemiconductor layer 63. Thesubstrate 61 has asecond electrode 71 formed on its back face. Part of the upper corner portion of eachtrench 73 is removed, and the upper surfaces of the trenchtop impurity regions 67 are rounded for example. The upper face of each trenchbottom impurity region 65 is curved and downwardly convex for example. The lower face of each trenchbottom impurity region 65 may be flat, extend in a sub-trench, or be rounded, for example. - Here, the
first electrode 69 is made of a metal which causes a Schottky barrier to be formed on thesemiconductor layer 63. For example, when thesemiconductor layer 63 is made of 4H—SiC, Ti is selected as a material for thefirst electrode 69. - In this structure, the bottoms of the
trenches 73 are protected by the trenchbottom impurity regions 65, and the upper peripheral portions of thetrenches 73 are protected by the trenchtop impurity regions 67.Regions 101 which are portions of thesemiconductor layer 63 each sandwiched between adjacent ones of the trenchtop impurity regions 67 andregions 102 which are portions of thesemiconductor layer 63 each located near the sidewalls of thetrenches 73 and between the trenchtop impurity regions 67 and the trenchbottom impurity regions 65 are in Schottky junction with thefirst electrode 69. Thus, by causing thefirst electrode 69 to serve as an anode and thesecond electrode 71 to serve as a cathode, the semiconductor device ofFIG. 16 functions as a JBS diode. When a forward bias is applied to the JBS diode, a diode current flows from thefirst electrode 69 to thesecond electrode 71 through theregions top impurity regions 67, the trenchbottom impurity regions 65, and thesemiconductor layer 63, depletion layers extend from the pn junctions. These depletion layers overlap depletion layers extending from adjacent ones of the trenchtop impurity regions 67 and the trenchbottom impurity regions 65, thereby advantageously interrupt a leak current at the Schottky junction of theregions - In order to build this structure, the above-described method for forming the trench
bottom impurity region 7 of, e.g., thesemiconductor device 100 a can be utilized. Specifically, after forming the trenchtop impurity regions 67 and thetrenches 73 in thesemiconductor layer 63, annealing is performed in an atmosphere of an inert gas such as argon gas. This annealing causes semiconductor elements of the upper corner portions of the trenches 73 (i.e., part of each trench top impurity regions 67) to move to the bottoms of thetrenches 73, thereby forming the trenchbottom impurity regions 65 of P-type. Thus, the trenchbottom impurity regions 65 can be formed in a self-aligned manner with respect to thetrenches 73. - The MPS diode can be produced by, e.g., adjusting a carrier concentration of the trench
bottom impurity regions 65 or the trenchtop impurity regions 67, or adjusting annealing conditions of thefirst electrode 69 such that the trenchbottom impurity regions 65 and thefirst electrode 69, or the trenchtop impurity regions 67 and thefirst electrode 69 are in ohmic contact. - In each of the above-described first and second embodiments, an insulated gate bipolar transistor (IGBT) can be formed by causing the substrate and the semiconductor layer formed directly on the substrate to have different conductivity types. In such an IGBT, the
source electrode 10, thedrain electrode 11, and thesource region 4 are referred to as an emitter electrode, a collector electrode, and an emitter region, respectively. - Accordingly, an N-type IGBT can be obtained by causing each of the above-described semiconductor devices to include the drift region and the emitter region of N-type conductivity and the substrate and the body region of P-type conductivity. In such a case, an N-type buffer layer may be provided between the P-type substrate and the N-type drift region. A P-type IGBT can be obtained by causing each of the above-described semiconductor devices to include the drift region and the emitter region of P-type conductivity and the substrate and the body region of N-type conductivity. In such a case, a P-type buffer layer may be provided between the N-type substrate and the P-type drift region.
- Although the above embodiments and variations exemplify the plurality of unit cells arranged in parallel with one another, the unit cells may be arranged in any pattern.
- Although the above embodiments and variations exemplify the
trenches 5 having a rectangular shape as viewed from above and the unit cells arranged such that the long sides of the plurality of trenches become parallel to one another, the shape of the trenches viewed from above is not limited to this. For example, the trenches may have a square shape as viewed from above. If this is the case, a width direction of each trench refers to a direction along any one side of the trench. - The above embodiments and variations exemplify the
substrate 1 made of 4H—SiC and having the (0001) Si plane serving as the principal face on which thesilicon carbide layer 2 is formed. However, thesilicon carbide layer 2 may be formed on the (000-1) C plane and thedrain electrode 11 may be formed on the (0001) Si plane. The principal face may have a plane orientation of another crystal face. Alternatively, a desired off-cut plane of the Si plane or C plane may serve as the principal face of the substrate. Further, a SiC substrate of other polytype may be used. - Furthermore, the present disclosure is applicable to, in addition to the semiconductor devices including a SiC substrate, semiconductor devices including a wide band gap semiconductor such as gallium nitride or diamond. The present disclosure is also applicable to a semiconductor device including silicon.
- In addition, the shapes, sizes, impurity concentrations, constituent materials, etc. of the components of the above-described semiconductor devices and variations thereof may be changed as appropriate without deviating from the spirit and scope of the present disclosure.
- The semiconductor devices and the manufacturing methods thereof according to the present disclosure are useful for, e.g., semiconductor devices with a trench gate structure, and more specifically, for power semiconductor devices for use in electric vehicles (EVs), hybrid electric vehicles (HEVs), or inverters of industrial equipment.
- 1, 61 Substrate
- 2 Silicon carbide layer
- 2 d Drift region
- 3 Body region
- 4 Source region
- 5, 73 Trench
- 6, 67 Trench top impurity region
- 7, 65 Trench bottom impurity region
- 8 Gate insulating film
- 9 Gate electrode
- 10 Source electrode
- 11 Drain electrode
- 12 Channel layer
- 16 Dopant
- 50 Trench sidewall
- 51 Trench upper side face
- 52 Principal face
- 53 Trench bottom
- 63 Semiconductor layer
- 69 First electrode
- 71 Second electrode
- 100, 100 a, 300, 300 a Semiconductor device
Claims (21)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012026949 | 2012-02-10 | ||
JP2012027393 | 2012-02-10 | ||
JP2012-026949 | 2012-02-10 | ||
JP2012-027393 | 2012-02-10 | ||
PCT/JP2013/000317 WO2013118437A1 (en) | 2012-02-10 | 2013-01-23 | Semiconductor device and method for manufacturing same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150333175A1 true US20150333175A1 (en) | 2015-11-19 |
US9209294B1 US9209294B1 (en) | 2015-12-08 |
Family
ID=48947217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/377,430 Expired - Fee Related US9209294B1 (en) | 2012-02-10 | 2013-01-23 | Semiconductor device and method for manufacturing same |
Country Status (4)
Country | Link |
---|---|
US (1) | US9209294B1 (en) |
JP (1) | JP5685736B2 (en) |
CN (1) | CN104106142B (en) |
WO (1) | WO2013118437A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160005837A1 (en) * | 2013-03-13 | 2016-01-07 | Cree, Inc. | Field Effect Transistor Devices with Buried Well Protection Regions |
US20160260608A1 (en) * | 2015-03-03 | 2016-09-08 | Toyota Jidosha Kabushiki Kaisha | Manufacturing method of semiconductor device |
US9583346B2 (en) * | 2013-11-08 | 2017-02-28 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US20170330945A1 (en) * | 2016-05-11 | 2017-11-16 | Hyundai Autron Co., Ltd. | Semiconductor device and method of fabricating the same |
US20180097079A1 (en) * | 2016-10-05 | 2018-04-05 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US10068972B2 (en) | 2015-05-27 | 2018-09-04 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device with opposite conductivity-type impurity regions between source and trench gate for reducing leakage |
US20190074273A1 (en) * | 2017-09-04 | 2019-03-07 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
US20190109227A1 (en) * | 2017-10-05 | 2019-04-11 | Fuji Electric Co., Ltd. | Semiconductor device |
US11508808B2 (en) * | 2018-10-11 | 2022-11-22 | Actron Technology Corporation | Rectifier device, rectifier, generator device, and powertrain for vehicle |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105405749B (en) * | 2015-11-02 | 2019-05-10 | 株洲南车时代电气股份有限公司 | A kind of method of etching silicon carbide |
JP6687504B2 (en) * | 2016-12-19 | 2020-04-22 | トヨタ自動車株式会社 | Switching element manufacturing method |
JP6791083B2 (en) * | 2017-09-28 | 2020-11-25 | 豊田合成株式会社 | Manufacturing method of semiconductor devices |
DE102017126853B4 (en) * | 2017-11-15 | 2019-11-21 | Infineon Technologies Dresden Gmbh | Semiconductor device with buffer region |
JP7056390B2 (en) * | 2018-06-07 | 2022-04-19 | 株式会社豊田中央研究所 | Manufacturing method of nitride semiconductor device |
JP7326725B2 (en) * | 2018-11-08 | 2023-08-16 | 富士電機株式会社 | semiconductor equipment |
CN111326584B (en) * | 2018-12-14 | 2022-08-09 | 比亚迪股份有限公司 | Silicon carbide MOSFET and preparation method thereof |
JP7140148B2 (en) * | 2019-02-27 | 2022-09-21 | 株式会社デンソー | Silicon carbide semiconductor device and manufacturing method thereof |
JP7151620B2 (en) * | 2019-05-15 | 2022-10-12 | 株式会社デンソー | Semiconductor device manufacturing method |
JP7280154B2 (en) * | 2019-09-18 | 2023-05-23 | 株式会社日立製作所 | semiconductor equipment |
JP7284721B2 (en) * | 2020-01-30 | 2023-05-31 | 株式会社豊田中央研究所 | diode |
CN113363157B (en) * | 2020-03-06 | 2023-12-08 | 华邦电子股份有限公司 | Method for manufacturing semiconductor device |
JP7443853B2 (en) | 2020-03-17 | 2024-03-06 | 富士電機株式会社 | silicon carbide semiconductor device |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0783118B2 (en) | 1988-06-08 | 1995-09-06 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
JPH1098188A (en) | 1996-08-01 | 1998-04-14 | Kansai Electric Power Co Inc:The | Insulated gate semiconductor device |
US6342709B1 (en) | 1997-12-10 | 2002-01-29 | The Kansai Electric Power Co., Inc. | Insulated gate semiconductor device |
JP4738562B2 (en) | 2000-03-15 | 2011-08-03 | 三菱電機株式会社 | Manufacturing method of semiconductor device |
JP4843854B2 (en) | 2001-03-05 | 2011-12-21 | 住友電気工業株式会社 | MOS device |
JP2002343805A (en) * | 2001-05-11 | 2002-11-29 | Sanyo Electric Co Ltd | Method of manufacturing insulating gate-type semiconductor device |
US7161208B2 (en) * | 2002-05-14 | 2007-01-09 | International Rectifier Corporation | Trench mosfet with field relief feature |
JP3743395B2 (en) | 2002-06-03 | 2006-02-08 | 株式会社デンソー | Semiconductor device manufacturing method and semiconductor device |
JP4099029B2 (en) | 2002-10-16 | 2008-06-11 | 株式会社豊田中央研究所 | Trench gate type semiconductor device |
JP4903055B2 (en) * | 2003-12-30 | 2012-03-21 | フェアチャイルド・セミコンダクター・コーポレーション | Power semiconductor device and manufacturing method thereof |
JP2006120789A (en) | 2004-10-20 | 2006-05-11 | Toshiba Corp | Semiconductor device |
WO2008086348A2 (en) | 2007-01-09 | 2008-07-17 | Maxpower Semiconductor, Inc. | Semiconductor device and method of manufacturing the same |
JP2008192998A (en) | 2007-02-07 | 2008-08-21 | Sanyo Electric Co Ltd | Semiconductor device |
JP2009033036A (en) | 2007-07-30 | 2009-02-12 | Hitachi Ltd | Semiconductor device, and electric circuit device using same |
JP5394025B2 (en) * | 2007-09-20 | 2014-01-22 | ローム株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US8384152B2 (en) | 2007-09-20 | 2013-02-26 | Rohm Co., Ltd. | Semiconductor device having trench gate VDMOSFET and method of manufacturing the same |
JP2010034147A (en) | 2008-07-25 | 2010-02-12 | Sanyo Electric Co Ltd | Insulated gate type semiconductor device, and method of manufacturing the same |
JP4924563B2 (en) | 2008-07-29 | 2012-04-25 | 住友電気工業株式会社 | Method for producing substrate product having macro step, method for producing epitaxial wafer, and method for producing nitride semiconductor light emitting device |
JP5707770B2 (en) * | 2010-08-03 | 2015-04-30 | 住友電気工業株式会社 | Semiconductor device and manufacturing method thereof |
-
2013
- 2013-01-23 WO PCT/JP2013/000317 patent/WO2013118437A1/en active Application Filing
- 2013-01-23 JP JP2013557399A patent/JP5685736B2/en not_active Expired - Fee Related
- 2013-01-23 US US14/377,430 patent/US9209294B1/en not_active Expired - Fee Related
- 2013-01-23 CN CN201380008456.6A patent/CN104106142B/en not_active Expired - Fee Related
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160005837A1 (en) * | 2013-03-13 | 2016-01-07 | Cree, Inc. | Field Effect Transistor Devices with Buried Well Protection Regions |
US9570585B2 (en) * | 2013-03-13 | 2017-02-14 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US10784338B2 (en) | 2013-03-13 | 2020-09-22 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US10134834B2 (en) | 2013-03-13 | 2018-11-20 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US9583346B2 (en) * | 2013-11-08 | 2017-02-28 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US20160260608A1 (en) * | 2015-03-03 | 2016-09-08 | Toyota Jidosha Kabushiki Kaisha | Manufacturing method of semiconductor device |
US9698017B2 (en) * | 2015-03-03 | 2017-07-04 | Toyota Jidosha Kabushiki Kaisha | Manufacturing method of semiconductor device |
US10068972B2 (en) | 2015-05-27 | 2018-09-04 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device with opposite conductivity-type impurity regions between source and trench gate for reducing leakage |
US10096687B2 (en) * | 2016-05-11 | 2018-10-09 | Hyundai Autron Co., Ltd. | Semiconductor device and method of fabricating the same |
US20170330945A1 (en) * | 2016-05-11 | 2017-11-16 | Hyundai Autron Co., Ltd. | Semiconductor device and method of fabricating the same |
DE102017206406B4 (en) | 2016-05-11 | 2021-10-14 | Hyundai Mobis Co., Ltd. | Semiconductor component |
US20180097079A1 (en) * | 2016-10-05 | 2018-04-05 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US10319824B2 (en) * | 2016-10-05 | 2019-06-11 | Fuji Electric Co., Ltd. | Semiconductor device includes a substrate having a bandgap wider than that of silicon and method of manufacturing semiconductor device |
US20190074273A1 (en) * | 2017-09-04 | 2019-03-07 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
US20190109227A1 (en) * | 2017-10-05 | 2019-04-11 | Fuji Electric Co., Ltd. | Semiconductor device |
US10546950B2 (en) * | 2017-10-05 | 2020-01-28 | Fuji Electric Co., Ltd. | Semiconductor device |
US11508808B2 (en) * | 2018-10-11 | 2022-11-22 | Actron Technology Corporation | Rectifier device, rectifier, generator device, and powertrain for vehicle |
Also Published As
Publication number | Publication date |
---|---|
US9209294B1 (en) | 2015-12-08 |
WO2013118437A1 (en) | 2013-08-15 |
JPWO2013118437A1 (en) | 2015-05-11 |
CN104106142B (en) | 2016-03-09 |
CN104106142A (en) | 2014-10-15 |
JP5685736B2 (en) | 2015-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9209294B1 (en) | Semiconductor device and method for manufacturing same | |
US10217858B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP5834179B2 (en) | Method for manufacturing silicon carbide semiconductor device | |
US9466705B2 (en) | Semiconductor device and method of manufacturing the same | |
US9018699B2 (en) | Silicon carbide semiconductor element and method for fabricating the same | |
EP1815523B1 (en) | Semiconductor devices and method of manufacturing them | |
US9793392B2 (en) | Semiconductor device | |
US10600880B2 (en) | Semiconductor device and method for manufacturing the same | |
US8618557B2 (en) | Wide-band-gap reverse-blocking MOS-type semiconductor device | |
US20120305987A1 (en) | Lateral trench mesfet | |
JP5578873B2 (en) | Gallium nitride semiconductor device and manufacturing method thereof | |
US10468487B2 (en) | Semiconductor device | |
JP5649152B1 (en) | Semiconductor device and manufacturing method thereof | |
JP2018060923A (en) | Semiconductor device and semiconductor device manufacturing method | |
US10643851B2 (en) | Compound semiconductor device and production method for the same | |
WO2013057564A1 (en) | Semiconductor device and method of producing the same | |
CN114649410A (en) | Trench type semiconductor device and method of manufacturing the same | |
JP2020047822A (en) | Nitride semiconductor device and manufacturing method thereof | |
US20120305932A1 (en) | Lateral trench mesfet | |
KR20150031005A (en) | Gallium nitride based super junction transistor and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIYOSAWA, TSUTOMU;KUDOU, CHIAKI;TOMITA, YUKI;SIGNING DATES FROM 20140507 TO 20140512;REEL/FRAME:033743/0747 |
|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:034194/0143 Effective date: 20141110 Owner name: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:034194/0143 Effective date: 20141110 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD., JAPAN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUSLY FILED APPLICATION NUMBERS 13/384239, 13/498734, 14/116681 AND 14/301144 PREVIOUSLY RECORDED ON REEL 034194 FRAME 0143. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:056788/0362 Effective date: 20141110 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231208 |