US20150123195A1 - Recessed channel access transistor device and fabrication method thereof - Google Patents
Recessed channel access transistor device and fabrication method thereof Download PDFInfo
- Publication number
- US20150123195A1 US20150123195A1 US14/070,589 US201314070589A US2015123195A1 US 20150123195 A1 US20150123195 A1 US 20150123195A1 US 201314070589 A US201314070589 A US 201314070589A US 2015123195 A1 US2015123195 A1 US 2015123195A1
- Authority
- US
- United States
- Prior art keywords
- doping region
- trench
- semiconductor substrate
- access transistor
- channel access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 35
- 238000004519 manufacturing process Methods 0.000 title description 2
- 239000004065 semiconductor Substances 0.000 claims abstract description 46
- 239000000758 substrate Substances 0.000 claims abstract description 46
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 239000002019 doping agent Substances 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 239000007943 implant Substances 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 238000001312 dry etching Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 150000001450 anions Chemical class 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
Definitions
- the present invention relates generally to semiconductor devices. More particularly, the present invention relates to a recessed channel access transistor (RCAT) device for high-density dynamic random access memory (DRAM) applications.
- RCAT recessed channel access transistor
- Recessed channel access transistor devices have been developed to suppressing the short channel effect by physically increasing the gate channel length without an increase in a lateral area of a gate electrode.
- an RCAT transistor has a gate oxide layer formed on sidewalls and the bottom surface of a recess etched into a substrate, where a conductive substance fills the recess. Contrary to a planar gate type transistor having a gate electrode formed on a planar surface of a substrate, the RCAT transistor has a U-shaped channel along the surface of the recess. Therefore, the integration of the recessed-gate transistor can be increased.
- a drain voltage (Vd) when a drain voltage (Vd) is applied to a capacitor that is electrically connected to an NMOS transistor, agate induced drain leakage (GIDL) problem may occur.
- Vd drain voltage
- GIDL gate induced drain leakage
- a recessed channel access transistor device is provided.
- a semiconductor substrate having thereon a trench is provided. The trench extends from a main surface of the semiconductor substrate to a predetermined depth.
- a buried gate electrode is disposed at a lower portion of the trench.
- Agate oxide layer is formed between the buried gate electrode and the semiconductor substrate.
- a drain doping region on a first side (cell side) of the trench in the semiconductor substrate and a source doping region on a second side (digit side) of the trench are formed.
- the source doping region has a junction depth that is deeper than that of the drain doping region.
- An L-shaped channel is defined along a sidewall surface on the first side and along a bottom surface of the trench between the drain doping region and the source doping region.
- a method for fabricating a recessed channel access transistor device is provided.
- a semiconductor substrate having thereon a trench extending from a main surface of the semiconductor substrate to a predetermined depth is prepared.
- a gate oxide layer is formed on interior surface of the trench.
- a buried gate electrode is formed at a lower portion of the trench.
- the capping the buried gate electrode is capped with a dielectric layer.
- a pad layer and hard mask layer are formed on the main surface of the semiconductor substrate.
- a recess through the pad layer and hard mask layer and into the semiconductor substrate is formed on one side of the trench, wherein a portion of the dielectric layer is revealed within the recess.
- the hard mask layer is then removed.
- the source doping region has a junction depth that is deeper than that of the drain doping region.
- FIGS. 1-7 are schematic, cross-sectional diagrams showing an exemplary method for fabricating a recessed channel access transistor (RCAT) device in accordance with one embodiment of the present invention
- FIGS. 8-10 are schematic, cross-sectional diagrams showing an exemplary method for fabricating a RCAT device in accordance with another embodiment of the present invention.
- FIGS. 11-13 are schematic, cross-sectional diagrams showing an exemplary method for fabricating a RCAT device in accordance with yet another embodiment of the present invention.
- an oxidation process may be performed to form a gate oxide layer 14 on the interior surface of the trench 12 .
- a gate electrode layer 16 is then deposited on the gate oxide layer 14 and fills the trench 12 .
- the gate electrode layer 16 may comprise polysilicon, for example.
- an etch back process may be performed to recess the gate electrode layer 16 such that the top surface of the recessed gate electrode layer 16 is lower than the main surface 10 a of the semiconductor substrate 10 .
- a dielectric layer 18 such as a silicon oxide layer is deposited over the semiconductor substrate 10 in a blanket manner. The dielectric layer 18 fills the trench 12 , thereby forming a buried gate electrode 16 a at the lower portion of the trench 12 .
- a planarization process such as a chemical mechanical polishing (CMP) process is carried out to remove excess dielectric layer 18 from the main surface 10 a of the semiconductor substrate 10 .
- CMP chemical mechanical polishing
- a lithographic process and a dry etching process are performed to from a recess 30 in the semiconductor substrate 10 on one single side of the trench 12 .
- a portion of the dielectric layer 18 is revealed within the recess 30 .
- a lower top surface 10 b of the semiconductor substrate 10 is formed.
- the hard mask layer 24 is stripped off, while leaving the pad layer 22 substantially intact.
- an ion implantation process 40 is performed to implant dopants such as N type dopants into the semiconductor substrate 10 on both sides of the trench 12 , that is, the digit side and the cell side in this embodiment, thereby forming a RCAT device 1 with asymmetric drain doping region 42 and source doping region 44 .
- PN junction depth 44 a of the source doping region 44 on the digit side may be equal to the depth d of the trench 12 .
- the PN junction depth 42 a of the drain doping region 42 on the cell side may be shallower in order to maintain an adequate operation current level when operating the RCAT device 1 .
- a contact (not shown) may be formed on the source doping region 44 to couple to a digit line (not shown).
- the RCAT device 1 comprises a semiconductor substrate 10 having thereon a trench 12 extending from a main surface 10 a of the semiconductor substrate 10 to a predetermined depth d, a buried gate electrode 16 a disposed at a lower portion of the trench 12 , a gate oxide layer 14 between the buried gate electrode 16 a and the semiconductor substrate 10 , a drain doping region 42 on a first side (cell side) of the trench in the semiconductor substrate 10 , and a source doping region 44 on a second side (digit side) of the trench.
- the source doping region 44 has a junction depth that is deeper than that of the drain doping region 42 .
- An L-shaped channel 50 is defined along a sidewall surface on the first side and along a bottom surface of the trench 12 between the drain doping region 42 and the source doping region 44 .
- FIGS. 8-10 are schematic, cross-sectional diagrams showing an exemplary method for fabricating a RCAT device in accordance with another embodiment of the present invention.
- a planarization process such as a CMP process is carried out to remove excess dielectric layer 18 from the main surface 10 a of the semiconductor substrate 10 .
- the polished top surface of the dielectric layer 18 is substantially flush with the main surface 10 a.
- a pad layer 22 is then deposited in a blanket manner.
- the pad layer 22 may be a silicon oxide layer.
- a hard mask layer 24 such as a silicon nitride layer is then deposited on the pad layer 22 .
- a lithographic process and a dry etching process are performed to from a recess 30 in the semiconductor substrate 10 on the digit side. At this point, a portion of the dielectric layer 18 is revealed within the recess 30 .
- PN junction depth 44 a of the source doping region 44 on the digit side may be equal to the depth d of the trench 12 .
- the PN junction depth 42 a of the drain doping region 42 on the cell side may be shallower in order to maintain an adequate operation current level when operating the RCAT device 1 .
- a contact (not shown) may be formed on the source doping region 44 to couple to a digit line (not shown).
- the hard mask layer 24 may be removed.
- a pad layer 22 is then deposited in a blanket manner.
- the pad layer 22 may be a silicon oxide layer.
- a hard mask layer (not shown in this figure) such as a silicon nitride layer is then deposited on the pad layer 22 .
- a lithographic process and a dry etching process are performed to from a recess 30 in the semiconductor substrate 10 on the digit side. At this point, a portion of the dielectric layer 18 is revealed within the recess 30 . Thereafter, the hard mask layer is stripped off, while leaving the pad layer 22 substantially intact.
- a doped polysilicon layer (not shown) is then deposited on the semiconductor substrate 10 and fills the recess 30 .
- a lithographic process and a dry etching process are performed to pattern the doped polysilicon layer into a contact element 60 situated directly on the recess 30 .
- a thermal process may be performed to drive the dopants from the contact element 60 into the portion of the semiconductor substrate 10 that is in direct contact with the contact element 60 , thereby forming a source doping region 44 .
- the PN junction depth 44 a of the source doping region 44 on the digit side may be equal to the depth d of the trench 12 .
- the PN junction depth 42 a of the drain doping region 42 on the cell side may be shallower in order to maintain an adequate operation current level when operating the RCAT device 1 c .
- the contact element 60 formed on the source doping region 44 may be coupled to a digit line (not shown).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/070,589 US20150123195A1 (en) | 2013-11-04 | 2013-11-04 | Recessed channel access transistor device and fabrication method thereof |
TW103100089A TWI532181B (zh) | 2013-11-04 | 2014-01-02 | 凹入式通道存取電晶體元件及其製作方法 |
CN201410026351.XA CN104617140B (zh) | 2013-11-04 | 2014-01-21 | 凹入式沟道存取晶体管器件及其制作方法 |
US14/616,750 US9343547B2 (en) | 2013-11-04 | 2015-02-09 | Method for fabricating a recessed channel access transistor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/070,589 US20150123195A1 (en) | 2013-11-04 | 2013-11-04 | Recessed channel access transistor device and fabrication method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/616,750 Continuation US9343547B2 (en) | 2013-11-04 | 2015-02-09 | Method for fabricating a recessed channel access transistor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150123195A1 true US20150123195A1 (en) | 2015-05-07 |
Family
ID=53006400
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/070,589 Abandoned US20150123195A1 (en) | 2013-11-04 | 2013-11-04 | Recessed channel access transistor device and fabrication method thereof |
US14/616,750 Active US9343547B2 (en) | 2013-11-04 | 2015-02-09 | Method for fabricating a recessed channel access transistor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/616,750 Active US9343547B2 (en) | 2013-11-04 | 2015-02-09 | Method for fabricating a recessed channel access transistor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US20150123195A1 (zh) |
CN (1) | CN104617140B (zh) |
TW (1) | TWI532181B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220102484A1 (en) * | 2019-10-23 | 2022-03-31 | Nanya Technology Corporation | Method of fabricating semiconductor structure |
US12021127B2 (en) * | 2021-10-22 | 2024-06-25 | Nanya Technology Corporation | Semiconductor device including a buried channel array transistor structure |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109390341A (zh) * | 2018-08-17 | 2019-02-26 | 刘文剑 | 一种漏电过程自控的凹入式沟道动态随机存储器单元 |
CN113097302B (zh) * | 2020-01-09 | 2022-09-27 | 长鑫存储技术有限公司 | 晶体管及其制作方法 |
CN115224119A (zh) * | 2021-04-21 | 2022-10-21 | 长鑫存储技术有限公司 | 半导体结构及半导体结构的制备方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120273859A1 (en) * | 2011-04-28 | 2012-11-01 | Elpida Memory, Inc. | Semiconductor device and method of forming the same |
US20120299090A1 (en) * | 2011-05-25 | 2012-11-29 | Ji-Young Kim | Semiconductor Devices Including Dual Gate Electrode Structures And Related Methods |
US20140001525A1 (en) * | 2012-06-28 | 2014-01-02 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100636680B1 (ko) * | 2005-06-29 | 2006-10-23 | 주식회사 하이닉스반도체 | 리세스 게이트 및 비대칭 불순물영역을 갖는 반도체소자 및그 제조방법 |
US7888734B2 (en) * | 2008-12-04 | 2011-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-voltage MOS devices having gates extending into recesses of substrates |
JP2012174866A (ja) * | 2011-02-21 | 2012-09-10 | Elpida Memory Inc | 半導体装置およびその製造方法 |
CN104011867B (zh) | 2011-12-23 | 2016-12-07 | 英特尔公司 | 用于栅极凹进晶体管的iii-n材料结构 |
US8648407B2 (en) * | 2012-01-14 | 2014-02-11 | Nanya Technology Corporation | Semiconductor device and method for fabricating thereof |
-
2013
- 2013-11-04 US US14/070,589 patent/US20150123195A1/en not_active Abandoned
-
2014
- 2014-01-02 TW TW103100089A patent/TWI532181B/zh active
- 2014-01-21 CN CN201410026351.XA patent/CN104617140B/zh active Active
-
2015
- 2015-02-09 US US14/616,750 patent/US9343547B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120273859A1 (en) * | 2011-04-28 | 2012-11-01 | Elpida Memory, Inc. | Semiconductor device and method of forming the same |
US20120299090A1 (en) * | 2011-05-25 | 2012-11-29 | Ji-Young Kim | Semiconductor Devices Including Dual Gate Electrode Structures And Related Methods |
US20140001525A1 (en) * | 2012-06-28 | 2014-01-02 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220102484A1 (en) * | 2019-10-23 | 2022-03-31 | Nanya Technology Corporation | Method of fabricating semiconductor structure |
US11848353B2 (en) * | 2019-10-23 | 2023-12-19 | Nanya Technology Corporation | Method of fabricating semiconductor structure |
US12021127B2 (en) * | 2021-10-22 | 2024-06-25 | Nanya Technology Corporation | Semiconductor device including a buried channel array transistor structure |
Also Published As
Publication number | Publication date |
---|---|
CN104617140B (zh) | 2018-05-22 |
TWI532181B (zh) | 2016-05-01 |
TW201519447A (zh) | 2015-05-16 |
CN104617140A (zh) | 2015-05-13 |
US9343547B2 (en) | 2016-05-17 |
US20150155367A1 (en) | 2015-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7679137B2 (en) | Method for fabricating recessed gate MOS transistor device | |
US8143121B2 (en) | DRAM cell with double-gate fin-FET, DRAM cell array and fabrication method thereof | |
US7247541B2 (en) | Method of manufacturing a semiconductor memory device including a transistor | |
US8299517B2 (en) | Semiconductor device employing transistor having recessed channel region and method of fabricating the same | |
US10861951B2 (en) | Transistor layout to reduce kink effect | |
US9741722B2 (en) | Dummy gate structure for electrical isolation of a fin DRAM | |
US9343547B2 (en) | Method for fabricating a recessed channel access transistor device | |
US8288231B1 (en) | Method of fabricating a recessed channel access transistor device | |
TW201618307A (zh) | 半導體元件及其製造方法 | |
US20080318388A1 (en) | Method for fabricating mos transistor with recess channel | |
US7579234B2 (en) | Method for fabricating memory device with recess channel MOS transistor | |
US20080073730A1 (en) | Semiconductor device and method for formimg the same | |
US6703274B1 (en) | Buried strap with limited outdiffusion and vertical transistor DRAM | |
US7553737B2 (en) | Method for fabricating recessed-gate MOS transistor device | |
US20130146966A1 (en) | Semiconductor structure with enhanced cap and fabrication method thereof | |
US7510930B2 (en) | Method for fabricating recessed gate MOS transistor device | |
US10096551B2 (en) | Electronic component of integrated circuitry and a method of forming a conductive via to a region of semiconductor material | |
US8501566B1 (en) | Method for fabricating a recessed channel access transistor device | |
US20070218612A1 (en) | Method for fabricating a recessed-gate mos transistor device | |
CN104599969A (zh) | 一种减小槽栅结构半浮栅器件漏电的方法 | |
US20090047766A1 (en) | Method for fabricating recess channel mos transistor device | |
KR20110105168A (ko) | 반도체 소자 및 그의 제조방법 | |
US8698235B2 (en) | Slit recess channel gate | |
KR102501554B1 (ko) | 누설 전류가 감소되고 온/오프 전류를 조정할 수 있는 트랜지스터 구조체 | |
CN114512407B (zh) | Ldmosfet的制作方法及结构 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NANYA TECHNOLOGY CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, TIEH-CHIANG;LIAO, WEI-MING;REEL/FRAME:031533/0629 Effective date: 20131031 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |