US20140264807A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20140264807A1
US20140264807A1 US14/291,159 US201414291159A US2014264807A1 US 20140264807 A1 US20140264807 A1 US 20140264807A1 US 201414291159 A US201414291159 A US 201414291159A US 2014264807 A1 US2014264807 A1 US 2014264807A1
Authority
US
United States
Prior art keywords
semiconductor chip
lead frame
semiconductor device
opening
mount region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/291,159
Inventor
Hideyuki Iwamura
Isao Ochiai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Deutsche Bank AG New York Branch
Original Assignee
Semiconductor Components Industries LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Components Industries LLC filed Critical Semiconductor Components Industries LLC
Priority to US14/291,159 priority Critical patent/US20140264807A1/en
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IWAMURA, HIDEYUKI, OCHIAI, ISAO
Publication of US20140264807A1 publication Critical patent/US20140264807A1/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH reassignment DEUTSCHE BANK AG NEW YORK BRANCH SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, FAIRCHILD SEMICONDUCTOR CORPORATION reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Definitions

  • the present invention relates to a semiconductor device in which a driving semiconductor chip and a controlling semiconductor chip for controlling the driving semiconductor chip are incorporated in a semiconductor package for use, for example, in an on-board igniter.
  • the following structure has been known as an example of conventional semiconductor devices.
  • a semiconductor element 63 and chip capacitors 64 are fixedly attached to the top of a stage 62 formed of a lead frame in a semiconductor device 61 .
  • the stage 62 is formed larger than the semiconductor element 63 .
  • the chip capacitors 64 are mounted outside the semiconductor element 63 on the stage 62 .
  • a recessed portion 65 is formed by half-etching the stage 62 from its top surface.
  • an insulating tape 66 such as a polyimide tape is placed inside the recessed portion 65 .
  • the chip capacitor 64 is fixedly attached to the top of the insulating tape 66 .
  • This structure prevents the chip capacitors 64 from being short-circuited to the corresponding semiconductor element 63 via the stage 62 .
  • This technology is described, for instance, in Japanese Patent Application Publication No. 2006-245618 (pp. 4 to 5, and FIGS. 5 to 8).
  • an IC (integrated circuit) chip 72 is fixedly attached to the principal surface of a tab 71 of the two divided tabs, while electronic parts 74 are fixedly attached to the principal surface of the other tab 73 .
  • the structure in which the tabs 71 , 73 are at least divided from each other prevents the electronic parts 74 from being short-circuited to the IC chip 72 via the tabs 71 , 73 .
  • an insulating film 75 may be formed on the principal surface of the other tab 73 . This technology is described, for instance, in Japanese Utility Model Registration Application Publication No. Sho 63-187353 (pp. 4 to 5, and FIGS. 1 to 2) in a microfilm form.
  • a resin package of the on-board igniter includes, for example, a driving semiconductor chip as a switching element and a controlling semiconductor chip for controlling the driving semiconductor chip.
  • the driving semiconductor chip includes an embedded larger-current element such as an IGBT (insulated gate bipolar transistor).
  • the controlling semiconductor chip includes a temperature detecting element and a thermal shutdown circuit, and is placed near the driving semiconductor chip.
  • the controlling semiconductor chip detects the temperature of the driving semiconductor chip. When detecting a temperature higher than a preset value, the controlling semiconductor chip forcibly makes the driving semiconductor chip perform an OFF operation, and thereby prevents the temperature of the driving semiconductor chip from rising abnormally and prevents the driving semiconductor chip from catching fire.
  • the driving semiconductor chip and the controlling semiconductor chip are placed on the same island as shown in FIG. 7 , the temperature rising state of the driving semiconductor chip can be accurately detected.
  • the use of the insulating tape prevents the short circuit between the two semiconductor chips, the structure in which the two semiconductor chips are placed on the same island poses a problem that the two semiconductor chips are more likely to be short-circuited to each other due to processing errors in the manufacturing, such as errors in position recognition during the insulating tape applying step and the die bonding step.
  • the potential of the island is equal to the potential applied to the driving semiconductor chip. For this reason, if a different potential is intended to be applied to the controlling semiconductor chip, the lead needs to be patterned up to the vicinity of the island. This patterning poses another problem of limiting the freedom in pattern design.
  • the structure in which the tabs are divided from each other as shown in FIG. 8 poses yet another problem that conditions for processing the lead frame make it difficult to reduce the distance between the driving semiconductor chip and the controlling semiconductor chip beyond some extent.
  • the controlling semiconductor chip detects the temperature rising state of the driving semiconductor chip through the resin forming the resin package in most cases, this structure poses still another problem that a relationship in thermal conductivity between the materials makes it difficult to accurately detect the rise in the temperature of the driving semiconductor chip.
  • a semiconductor device of the present invention is a semiconductor device including: a first mount region; a second mount region placed near the first mount region, and formed isolated from the first mount region; leads placed near the first and second mount regions; a first semiconductor chip fixedly attached to a top of the first mount region; a second semiconductor chip fixedly attached to tops of the respective first and second mount regions, and configured to control the first semiconductor chip; a resin sealing body covering the first and second mount regions, the leads, and the first and second semiconductor chips, in which a projecting area protruding into the second mount region is formed in the first mount region, and the second semiconductor chip is fixedly attached to the tops of the first and second mount regions by use of an insulating adhesive sheet material in a way that at least part of the projecting area is placed under the second semiconductor chip.
  • FIG. 1 is a perspective view for explaining a semiconductor device of a first embodiment of the present invention.
  • FIGS. 2A and 2B are plan views for explaining the semiconductor device of the first embodiment of the present invention.
  • FIGS. 3A and 3B are cross-sectional views for explaining the semiconductor device of the first embodiment of the present invention.
  • FIGS. 4A and 4B are plan views for explaining a semiconductor device of a second embodiment of the present invention.
  • FIGS. 5A and 5B are cross-sectional views for explaining the semiconductor device of the second embodiment of the present invention.
  • FIGS. 6A and 6B are plan views for explaining the semiconductor device of another embodiment of the present invention.
  • FIG. 7 is a perspective view for explaining a semiconductor device of a conventional embodiment.
  • FIG. 8 is a perspective view for explaining a semiconductor device of another conventional embodiment.
  • FIG. 1 is a perspective view of the semiconductor device taken from the top surface of the semiconductor device.
  • FIG. 2A is a plan views for explaining a frame structure used for the semiconductor device shown in FIG. 1 .
  • FIG. 2B is a plan view for explaining an inner structure of the semiconductor device shown in FIG. 1 .
  • FIG. 3A is a cross-sectional view for explaining the semiconductor device taken along the A-A line of FIG. 2B .
  • FIG. 3B is a cross-sectional view for explaining the semiconductor device taken along the B-B line of FIG. 2B .
  • a resin package 2 of a semiconductor device 1 is shaped like a rectangular parallelepiped. Multiple leads 4 a to 4 f are drawn out from a longitudinal side surface 3 of the resin package 2 .
  • a U-shaped hole 6 as a screw stopper is placed in a side surface 5 of the resin package 2 which extends in a short length direction thereof. Note that, albeit unillustrated, the leads 4 are bent in a right-angled shape, and fixed to the mount board inside a through-hole by soldering.
  • FIG. 2A shows a frame 7 which is placed inside the resin package 2 .
  • a frame made from a material essentially containing copper is used as the frame 7 .
  • a frame made from a material essentially containing Fe may be used as the frame 7 .
  • the thickness of the frame 7 is 200 ⁇ m, for example.
  • first to fourth mount regions 8 , 9 , 10 , 11 and the multiple leads 4 a to 4 f are defined by performing etching, blanking, and other processes on the frame 7 .
  • a chain line 12 indicates the external form line of the resin package 2 .
  • the first mount region 8 is formed integrated with the lead 4 a in a Y-axis direction in the drawing.
  • the first mount region 8 includes a projecting area 8 a formed in a shape protruding into the second mount region 9 in an X-axis direction in the drawing.
  • the projecting area 8 a is isolated from the second mount region 9 by an isolation groove 13 .
  • the projecting area 8 a has a structure which extends up to under a semiconductor chip 15 (see FIG. 2B ) fixedly attached to the second mount region 9 . It is desirable that the projecting area 8 a should protrude by at least a half of the width (i.e., the width in the X-axis direction) of the second mount region 9 .
  • the second mount region 9 includes a recessed area 9 a formed in a shape recessed to surround the projecting area 8 a in the X-axis direction in the drawing. Furthermore, because the semiconductor chip 15 fixedly attached to the second mount region 9 is placed over the recessed area 9 a , the width (i.e., the width in the Y-axis direction) of the recessed area 9 a is narrower than the width of the semiconductor chip 15 . To serve this purpose, the recessed area 9 a only needs to surround at least part of the projecting area 8 a with the width of the isolation groove 13 adjusted.
  • the multiple leads 4 a to 4 f are placed to be drawn out from the side surface 3 of the resin package 2 . Moreover, the leads 4 b to 4 d are placed near the first and second mount regions 8 , 9 .
  • the lead 4 e is formed integrated with the third mount region 10
  • the lead 4 f is formed integrated with the fourth mount region 11 .
  • the frame 7 is plated with Pd, Ag, Ni/Pd/Ag, or the like.
  • FIG. 2B shows the frame to which the semiconductor chips and the like are fixedly attached.
  • a switching element a driving element
  • a discrete semiconductor chip 14 having a built-in IGBT for example, is fixedly attached to the first mount region 8 by use of an adhesive 20 such as Ag paste, solder or the like (see FIG. 3A ).
  • the semiconductor chip 15 having a built-in LSI element for controlling the semiconductor chip 14 is fixedly attached to the second mount region 9 by use of an insulating adhesive sheet material 16 .
  • a thermal shutdown circuit is formed by placing, for example, a thermal detection element on the top surface of the semiconductor chip 15 .
  • the semiconductor chip 15 detects the temperature rising state of the semiconductor chip 14 , and forcibly shuts down the semiconductor chip 14 if the temperature of the semiconductor chip 14 rises beyond a set temperature.
  • the adhesive sheet material 16 may be placed to additionally cover the above of the isolation groove 13 and extends onto the first mount region 8 .
  • the flatness between the first mount region 8 and the second mount region 9 is easily maintained by the adhesive sheet material 16 , and the second semiconductor chip 15 is fixedly attached thereto stably as well.
  • yields in the wire bonding process increase because the failure in connecting thin metallic wires occurs less often.
  • a semiconductor chip 17 is fixedly attached to the third mount region 10 by use of a conductive adhesive, and a chip capacitor 18 is fixedly attached to the third and fourth mount regions 10 , 11 by use of an adhesive 21 (see FIG. 3A ), such as Ag paste or solder.
  • an adhesive 21 such as Ag paste or solder.
  • the semiconductor chips 14 , 15 and the like are electrically connected together by use of thin metallic wires 19 .
  • the resin package 2 for an on-board igniter for example, which includes the thermal shutdown circuit, is formed.
  • FIG. 3A shows the cross section of the resin package 2 taken along the A-A line (see FIG. 2B ).
  • the semiconductor chip 14 is fixedly attached to the top of the first mount region 8 by the adhesive 20
  • the semiconductor chip 15 is fixedly attached to the top of the projecting area 8 a of the first mount region 8 and the top of the second mount region 9 by use of the adhesive sheet material 16 .
  • the adhesive sheet material 16 is formed from an insulating material having an adhesive property, such as a polyimide tape, a silicone tape or a DAF (Die Attach Film) material.
  • the polyimide tape As the adhesive sheet material 16 , the thickness of the adhesive sheet material 16 can be made thinner and the temperature detection sensitivity of the adhesive sheet material 16 can be increased.
  • the chip capacitor 18 is fixedly attached to the third and fourth mount regions 10 , 11 by use of the adhesive 21 .
  • heat produced by the semiconductor chip 14 transmits to the first mount region 8 , and further transmits to the lower portion of the semiconductor chip 15 via the projecting area 8 a .
  • the frame 7 is formed from the material essentially containing copper, the frame 7 is better in thermal conductivity than the resin material from which the resin package 2 is made. This structure enables the semiconductor chip 15 to detect the temperature rising state of the semiconductor chip 14 through the frame 7 as well. Accordingly, the temperature condition of the semiconductor chip 14 can be detected more accurately. If the temperature of the semiconductor chip 14 rises abnormally, the semiconductor chip 14 is shut down immediately so as not to catch fire.
  • the area of the frame 7 which is better in thermal conductivity is increased by making the projecting area 8 a protrude by at least a half of the width (i.e., the width in the X-axis direction) of the semiconductor chip 15 . Accordingly, the semiconductor chip 15 is capable of detecting the temperature condition of the semiconductor chip 14 more accurately.
  • the semiconductor chip 15 is prevented from being short-circuited to the semiconductor chip 14 through the projecting area 8 a.
  • FIG. 3B shows the cross section of the resin package 2 taken along the B-B line (see FIG. 2B ).
  • the semiconductor chip 15 is fixedly attached to the top of the projecting area 8 a of the first mount region 8 and the top of the second mount region 9 by use of the adhesive sheet material 16 . Furthermore, because as indicated with circles 22 , the adhesive sheet material 16 is placed up to the outside of the end portions of the semiconductor chip 15 , the problem of the above-mentioned short circuit does not occur.
  • the fixed attachment of the semiconductor chip 15 is achieved by placing the semiconductor chip 15 on the adhesive sheet material 16 after placing the adhesive sheet material 16 on the top surfaces of the first and second mount regions 8 , 9 . Even if the end portion of the semiconductor chip 15 comes closer to or in contact with the second mount region 9 due to errors in position recognition and the like during the manufacturing process, the problem of the above-mentioned short circuit does not occur since the first and second mount regions 8 , 9 are isolated by the isolation groove 13 .
  • the descriptions have been provided particularly for the case where no potential is applied to the second mount region 9 .
  • the embodiment is not limited to this case.
  • an embodiment may be carried out by using the second mount region 9 as the ground potential of the semiconductor chip 15 .
  • the design freedom of the frame patterning is enhanced because the number of leads placed near the second mount region 9 is reduced.
  • FIG. 4A is a plan view for explaining a frame structure used for the semiconductor device shown in FIG. 1 .
  • FIG. 4B is a plan view for explaining an internal structure of the semiconductor device shown in FIG. 1 .
  • FIG. 5A is a cross-sectional view for explaining the internal structure thereof taken along the C-C line of FIG. 4B .
  • FIG. 5B is a cross-sectional view for explaining the internal structure thereof taken along the D-D line of FIG. 4B .
  • components which are the same as those of the first embodiment will be denoted by the same reference numerals. The descriptions of such components are referred to by the reference numerals, and are omitted here.
  • FIG. 4A shows a frame 31 placed inside a resin package 2 , which is indicated with a chain line 32 .
  • a frame made from a material essentially containing copper is used as the frame 31 in common with the frame 7 .
  • a frame made from a material essentially containing Fe may be used as the frame 31 .
  • first to third mount regions 33 to 35 and multiple leads 4 a to 4 f are defined by performing etching, blanking, and other processes on the frame 31 .
  • the first mount region 33 is formed in a shape which represents the integral combination of the first and second mount regions 8 , 9 of the first embodiment; the second mount region 34 corresponds to the third mount region 10 of the first embodiment; and the third mount region 35 corresponds to the fourth mount region 11 of the first embodiment.
  • the first mount region 33 is formed integral with the lead 4 a in a Y-axis direction in the drawings.
  • an opening 36 is formed in a left portion of the first mount region 33 in an X-axis direction in the drawings.
  • This opening 36 has an opening shape which is larger than a semiconductor chip 15 .
  • FIG. 4B shows the frame to which the semiconductor chips and the like are fixedly attached.
  • a semiconductor chip 14 is fixedly attached to the top surface of the first mount region 33 by use of an adhesive 20 .
  • an adhesive sheet material 37 is adhered to the back surface of the first mount region 33 in a way that closes the opening 36 .
  • the semiconductor chip 15 is fixedly attached to the top surface of the adhesive sheet material 37 inside the opening 36 , and the end portion of the semiconductor chip 15 is placed away from the first mount region 33 .
  • the adhesive material 37 is formed from the same material as is the adhesive sheet material 16 of the first embodiment.
  • the semiconductor chip 15 is capable of detecting the temperature rising state of the semiconductor chip 14 with much higher accuracy, since the distance by which the semiconductor chips 14 , 15 are away from each other can be shortened compared with the structure in which the semiconductor chips 14 , 15 are fixedly attached to the respective discrete mount regions.
  • the foregoing descriptions have been provided for the case where: the one driving semiconductor chip 14 is placed in the resin package 2 ; and the semiconductor chip 14 is controlled by the one controlling semiconductor chip.
  • the embodiments are not limited to this case.
  • an embodiment may be carried out by: placing four driving semiconductor chips 40 in a resin package indicated with a chain line 39 ; and controlling the four driving semiconductor chips 40 by use of one controlling semiconductor chip 41 .
  • the four semiconductor chips 40 are fixedly attached to the top surfaces of the respective discrete mount regions 42 to 45 , while the semiconductor chip 41 is fixedly attached to the top of an adhesive sheet material 46 .
  • the flatness among the mount regions 42 to 45 is also maintained by the adhesive sheet material 46 in the above-described manner.
  • an embodiment may be carried out by: placing 6 driving semiconductor chips 48 in a resin package indicated with a chain line 47 ; and controlling the 6 driving semiconductor chips 48 by use of one controlling semiconductor chip 49 .
  • the 6 semiconductor chips 48 are fixedly attached to the top surfaces of the respective discrete mount regions 50 to 55
  • the semiconductor chip 49 is fixedly attached to the top of an adhesive sheet material 56 .
  • the flatness among the mount regions 50 to 55 is also maintained by the adhesive sheet material 56 in the above-described manner.
  • the driving semiconductor chip and the controlling semiconductor chip are fixedly attached to the tops of the respective discrete mount regions, and the part of the mount region to which the driving semiconductor chip is fixedly attached is placed up to under the controlling semiconductor chip.
  • This structure enables the controlling semiconductor chip to detect the temperature of the driving semiconductor chip via the mount region.
  • most of the end portion of the controlling semiconductor chip is placed on the second mount region. This realizes the structure which makes the driving semiconductor chip and the controlling semiconductor chip less likely to be short-circuited to each other.
  • the controlling semiconductor chip detects the temperature of the driving semiconductor chip accurately, and shuts down the driving semiconductor chip appropriately. This makes the driving semiconductor chip less likely to be broken down due to the heat.
  • the mount region to which the driving semiconductor chip is fixedly attached and the mount region to which the controlling semiconductor chip is fixedly attached are placed isolated from each other. This makes it possible to apply different potentials to the respective mount regions.
  • the controlling semiconductor chip is fixedly attached to the top of the corresponding mount region by use of the insulating adhesive sheet material. This prevents the short circuit between the two semiconductor chips while maintaining the temperature detecting function of the controlling semiconductor chip.
  • the opening is formed in the mount region to which the driving semiconductor chip is fixedly attached, and the controlling semiconductor chip is fixedly attached by use of the insulating adhesive sheet material through the opening. This prevents the short circuit between the two semiconductor chips.

Abstract

Conventional semiconductor devices have a problem that it is difficult to prevent the short circuit between chips and to improve accuracy in temperature detection with the controlling semiconductor chips. In a semiconductor device of the present invention, a first mount region to which a driving semiconductor chip is fixedly attached and a second mount region to which a controlling semiconductor chip is fixedly attached are formed isolated from each other. A projecting area is formed in the first mount region, and the projecting area protrudes into the second mount region. The controlling semiconductor chip is fixedly attached to the top surfaces of the projecting area and the second mount region by use of an insulating adhesive sheet material. This structure prevents the short circuit between the two chips, and improves accuracy in temperature detection with the controlling semiconductor chip.

Description

  • This application claims priority from Japanese Patent Application No. 2012-008952 filed on Jan. 19, 2012, the contents of which are incorporated herein by reference in its entirety.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor device in which a driving semiconductor chip and a controlling semiconductor chip for controlling the driving semiconductor chip are incorporated in a semiconductor package for use, for example, in an on-board igniter.
  • 2. Description of the Related Art
  • The following structure has been known as an example of conventional semiconductor devices.
  • As shown in FIG. 7, a semiconductor element 63 and chip capacitors 64 are fixedly attached to the top of a stage 62 formed of a lead frame in a semiconductor device 61. The stage 62 is formed larger than the semiconductor element 63. The chip capacitors 64 are mounted outside the semiconductor element 63 on the stage 62. In each of the mount regions of the chip capacitors 64, a recessed portion 65 is formed by half-etching the stage 62 from its top surface. As illustrated, an insulating tape 66 such as a polyimide tape is placed inside the recessed portion 65. The chip capacitor 64 is fixedly attached to the top of the insulating tape 66. This structure prevents the chip capacitors 64 from being short-circuited to the corresponding semiconductor element 63 via the stage 62. This technology is described, for instance, in Japanese Patent Application Publication No. 2006-245618 (pp. 4 to 5, and FIGS. 5 to 8).
  • In addition, the following structure has been known as another example of the conventional semiconductor devices.
  • As shown in FIG. 8, an IC (integrated circuit) chip 72 is fixedly attached to the principal surface of a tab 71 of the two divided tabs, while electronic parts 74 are fixedly attached to the principal surface of the other tab 73. The structure in which the tabs 71, 73 are at least divided from each other prevents the electronic parts 74 from being short-circuited to the IC chip 72 via the tabs 71, 73. As shown with dotted hatching, an insulating film 75 may be formed on the principal surface of the other tab 73. This technology is described, for instance, in Japanese Utility Model Registration Application Publication No. Sho 63-187353 (pp. 4 to 5, and FIGS. 1 to 2) in a microfilm form.
    • SUMMARY OF THE INVENTION
  • A resin package of the on-board igniter includes, for example, a driving semiconductor chip as a switching element and a controlling semiconductor chip for controlling the driving semiconductor chip. The driving semiconductor chip includes an embedded larger-current element such as an IGBT (insulated gate bipolar transistor). The controlling semiconductor chip includes a temperature detecting element and a thermal shutdown circuit, and is placed near the driving semiconductor chip. The controlling semiconductor chip detects the temperature of the driving semiconductor chip. When detecting a temperature higher than a preset value, the controlling semiconductor chip forcibly makes the driving semiconductor chip perform an OFF operation, and thereby prevents the temperature of the driving semiconductor chip from rising abnormally and prevents the driving semiconductor chip from catching fire.
  • In this case, if the driving semiconductor chip and the controlling semiconductor chip are placed on the same island as shown in FIG. 7, the temperature rising state of the driving semiconductor chip can be accurately detected. Although the use of the insulating tape prevents the short circuit between the two semiconductor chips, the structure in which the two semiconductor chips are placed on the same island poses a problem that the two semiconductor chips are more likely to be short-circuited to each other due to processing errors in the manufacturing, such as errors in position recognition during the insulating tape applying step and the die bonding step.
  • Furthermore, in the structure in which the two semiconductor chips are placed on the same island, the potential of the island is equal to the potential applied to the driving semiconductor chip. For this reason, if a different potential is intended to be applied to the controlling semiconductor chip, the lead needs to be patterned up to the vicinity of the island. This patterning poses another problem of limiting the freedom in pattern design.
  • On the other hand, the structure in which the tabs are divided from each other as shown in FIG. 8 poses yet another problem that conditions for processing the lead frame make it difficult to reduce the distance between the driving semiconductor chip and the controlling semiconductor chip beyond some extent. In addition, since the controlling semiconductor chip detects the temperature rising state of the driving semiconductor chip through the resin forming the resin package in most cases, this structure poses still another problem that a relationship in thermal conductivity between the materials makes it difficult to accurately detect the rise in the temperature of the driving semiconductor chip.
  • The present invention has been made in view of the above-described circumstances. A semiconductor device of the present invention is a semiconductor device including: a first mount region; a second mount region placed near the first mount region, and formed isolated from the first mount region; leads placed near the first and second mount regions; a first semiconductor chip fixedly attached to a top of the first mount region; a second semiconductor chip fixedly attached to tops of the respective first and second mount regions, and configured to control the first semiconductor chip; a resin sealing body covering the first and second mount regions, the leads, and the first and second semiconductor chips, in which a projecting area protruding into the second mount region is formed in the first mount region, and the second semiconductor chip is fixedly attached to the tops of the first and second mount regions by use of an insulating adhesive sheet material in a way that at least part of the projecting area is placed under the second semiconductor chip.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a perspective view for explaining a semiconductor device of a first embodiment of the present invention.
  • FIGS. 2A and 2B are plan views for explaining the semiconductor device of the first embodiment of the present invention.
  • FIGS. 3A and 3B are cross-sectional views for explaining the semiconductor device of the first embodiment of the present invention.
  • FIGS. 4A and 4B are plan views for explaining a semiconductor device of a second embodiment of the present invention.
  • FIGS. 5A and 5B are cross-sectional views for explaining the semiconductor device of the second embodiment of the present invention.
  • FIGS. 6A and 6B are plan views for explaining the semiconductor device of another embodiment of the present invention.
  • FIG. 7 is a perspective view for explaining a semiconductor device of a conventional embodiment.
  • FIG. 8 is a perspective view for explaining a semiconductor device of another conventional embodiment.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • Descriptions will be hereinbelow provided for a semiconductor device of a first embodiment of the present invention. FIG. 1 is a perspective view of the semiconductor device taken from the top surface of the semiconductor device. FIG. 2A is a plan views for explaining a frame structure used for the semiconductor device shown in FIG. 1. FIG. 2B is a plan view for explaining an inner structure of the semiconductor device shown in FIG. 1. FIG. 3A is a cross-sectional view for explaining the semiconductor device taken along the A-A line of FIG. 2B. FIG. 3B is a cross-sectional view for explaining the semiconductor device taken along the B-B line of FIG. 2B.
  • As shown in FIG. 1, a resin package 2 of a semiconductor device 1 is shaped like a rectangular parallelepiped. Multiple leads 4 a to 4 f are drawn out from a longitudinal side surface 3 of the resin package 2. On the other hand, a U-shaped hole 6 as a screw stopper is placed in a side surface 5 of the resin package 2 which extends in a short length direction thereof. Note that, albeit unillustrated, the leads 4 are bent in a right-angled shape, and fixed to the mount board inside a through-hole by soldering.
  • FIG. 2A shows a frame 7 which is placed inside the resin package 2. Generally, a frame made from a material essentially containing copper is used as the frame 7. Otherwise, a frame made from a material essentially containing Fe may be used as the frame 7. In addition, the thickness of the frame 7 is 200 μm, for example. Furthermore, first to fourth mount regions 8, 9, 10, 11 and the multiple leads 4 a to 4 f, for example, are defined by performing etching, blanking, and other processes on the frame 7. Note that a chain line 12 indicates the external form line of the resin package 2.
  • As illustrated, the first mount region 8 is formed integrated with the lead 4 a in a Y-axis direction in the drawing. In addition, the first mount region 8 includes a projecting area 8 a formed in a shape protruding into the second mount region 9 in an X-axis direction in the drawing. The projecting area 8 a is isolated from the second mount region 9 by an isolation groove 13. Moreover, the projecting area 8 a has a structure which extends up to under a semiconductor chip 15 (see FIG. 2B) fixedly attached to the second mount region 9. It is desirable that the projecting area 8 a should protrude by at least a half of the width (i.e., the width in the X-axis direction) of the second mount region 9.
  • On the other hand, the second mount region 9 includes a recessed area 9 a formed in a shape recessed to surround the projecting area 8 a in the X-axis direction in the drawing. Furthermore, because the semiconductor chip 15 fixedly attached to the second mount region 9 is placed over the recessed area 9 a, the width (i.e., the width in the Y-axis direction) of the recessed area 9 a is narrower than the width of the semiconductor chip 15. To serve this purpose, the recessed area 9 a only needs to surround at least part of the projecting area 8 a with the width of the isolation groove 13 adjusted.
  • The multiple leads 4 a to 4 f are placed to be drawn out from the side surface 3 of the resin package 2. Moreover, the leads 4 b to 4 d are placed near the first and second mount regions 8, 9. The lead 4 e is formed integrated with the third mount region 10, and the lead 4 f is formed integrated with the fourth mount region 11.
  • It should be noted that the frame 7 is plated with Pd, Ag, Ni/Pd/Ag, or the like.
  • FIG. 2B shows the frame to which the semiconductor chips and the like are fixedly attached. As a switching element (a driving element), a discrete semiconductor chip 14 having a built-in IGBT, for example, is fixedly attached to the first mount region 8 by use of an adhesive 20 such as Ag paste, solder or the like (see FIG. 3A).
  • The semiconductor chip 15 having a built-in LSI element for controlling the semiconductor chip 14 is fixedly attached to the second mount region 9 by use of an insulating adhesive sheet material 16. A thermal shutdown circuit is formed by placing, for example, a thermal detection element on the top surface of the semiconductor chip 15. The semiconductor chip 15 detects the temperature rising state of the semiconductor chip 14, and forcibly shuts down the semiconductor chip 14 if the temperature of the semiconductor chip 14 rises beyond a set temperature.
  • It should be noted that the adhesive sheet material 16 may be placed to additionally cover the above of the isolation groove 13 and extends onto the first mount region 8. In this case, the flatness between the first mount region 8 and the second mount region 9 is easily maintained by the adhesive sheet material 16, and the second semiconductor chip 15 is fixedly attached thereto stably as well. Furthermore, yields in the wire bonding process increase because the failure in connecting thin metallic wires occurs less often.
  • A semiconductor chip 17 is fixedly attached to the third mount region 10 by use of a conductive adhesive, and a chip capacitor 18 is fixedly attached to the third and fourth mount regions 10, 11 by use of an adhesive 21 (see FIG. 3A), such as Ag paste or solder. As illustrated, the semiconductor chips 14, 15 and the like are electrically connected together by use of thin metallic wires 19. Thereby, the resin package 2 for an on-board igniter, for example, which includes the thermal shutdown circuit, is formed.
  • FIG. 3A shows the cross section of the resin package 2 taken along the A-A line (see FIG. 2B). The semiconductor chip 14 is fixedly attached to the top of the first mount region 8 by the adhesive 20, while the semiconductor chip 15 is fixedly attached to the top of the projecting area 8 a of the first mount region 8 and the top of the second mount region 9 by use of the adhesive sheet material 16. In addition, the adhesive sheet material 16 is formed from an insulating material having an adhesive property, such as a polyimide tape, a silicone tape or a DAF (Die Attach Film) material. By using the polyimide tape as the adhesive sheet material 16, the thickness of the adhesive sheet material 16 can be made thinner and the temperature detection sensitivity of the adhesive sheet material 16 can be increased. Incidentally, the chip capacitor 18 is fixedly attached to the third and fourth mount regions 10, 11 by use of the adhesive 21.
  • As illustrated, heat produced by the semiconductor chip 14 transmits to the first mount region 8, and further transmits to the lower portion of the semiconductor chip 15 via the projecting area 8 a. Since the frame 7 is formed from the material essentially containing copper, the frame 7 is better in thermal conductivity than the resin material from which the resin package 2 is made. This structure enables the semiconductor chip 15 to detect the temperature rising state of the semiconductor chip 14 through the frame 7 as well. Accordingly, the temperature condition of the semiconductor chip 14 can be detected more accurately. If the temperature of the semiconductor chip 14 rises abnormally, the semiconductor chip 14 is shut down immediately so as not to catch fire.
  • Moreover, the area of the frame 7 which is better in thermal conductivity is increased by making the projecting area 8 a protrude by at least a half of the width (i.e., the width in the X-axis direction) of the semiconductor chip 15. Accordingly, the semiconductor chip 15 is capable of detecting the temperature condition of the semiconductor chip 14 more accurately. In addition, in the projecting area 8 a, since the adhesive sheet material 16 is placed at least in the area to which the semiconductor chip 15 is fixedly attached, the semiconductor chip 15 is prevented from being short-circuited to the semiconductor chip 14 through the projecting area 8 a.
  • FIG. 3B shows the cross section of the resin package 2 taken along the B-B line (see FIG. 2B). The semiconductor chip 15 is fixedly attached to the top of the projecting area 8 a of the first mount region 8 and the top of the second mount region 9 by use of the adhesive sheet material 16. Furthermore, because as indicated with circles 22, the adhesive sheet material 16 is placed up to the outside of the end portions of the semiconductor chip 15, the problem of the above-mentioned short circuit does not occur.
  • Moreover, the fixed attachment of the semiconductor chip 15 is achieved by placing the semiconductor chip 15 on the adhesive sheet material 16 after placing the adhesive sheet material 16 on the top surfaces of the first and second mount regions 8, 9. Even if the end portion of the semiconductor chip 15 comes closer to or in contact with the second mount region 9 due to errors in position recognition and the like during the manufacturing process, the problem of the above-mentioned short circuit does not occur since the first and second mount regions 8, 9 are isolated by the isolation groove 13.
  • With regard to this embodiment, the descriptions have been provided particularly for the case where no potential is applied to the second mount region 9. However, the embodiment is not limited to this case. For example, an embodiment may be carried out by using the second mount region 9 as the ground potential of the semiconductor chip 15. In this case, the design freedom of the frame patterning is enhanced because the number of leads placed near the second mount region 9 is reduced.
  • Next, descriptions will be provided for a semiconductor device of a second embodiment of the present invention. FIG. 4A is a plan view for explaining a frame structure used for the semiconductor device shown in FIG. 1. FIG. 4B is a plan view for explaining an internal structure of the semiconductor device shown in FIG. 1. FIG. 5A is a cross-sectional view for explaining the internal structure thereof taken along the C-C line of FIG. 4B. FIG. 5B is a cross-sectional view for explaining the internal structure thereof taken along the D-D line of FIG. 4B. Incidentally, in the second embodiment, components which are the same as those of the first embodiment will be denoted by the same reference numerals. The descriptions of such components are referred to by the reference numerals, and are omitted here.
  • FIG. 4A shows a frame 31 placed inside a resin package 2, which is indicated with a chain line 32. Generally, a frame made from a material essentially containing copper is used as the frame 31 in common with the frame 7. However, a frame made from a material essentially containing Fe may be used as the frame 31. As illustrated, first to third mount regions 33 to 35 and multiple leads 4 a to 4 f, for example, are defined by performing etching, blanking, and other processes on the frame 31.
  • It should be noted that in this embodiment, the first mount region 33 is formed in a shape which represents the integral combination of the first and second mount regions 8, 9 of the first embodiment; the second mount region 34 corresponds to the third mount region 10 of the first embodiment; and the third mount region 35 corresponds to the fourth mount region 11 of the first embodiment.
  • As illustrated, the first mount region 33 is formed integral with the lead 4 a in a Y-axis direction in the drawings. In addition, an opening 36 is formed in a left portion of the first mount region 33 in an X-axis direction in the drawings. This opening 36 has an opening shape which is larger than a semiconductor chip 15.
  • FIG. 4B shows the frame to which the semiconductor chips and the like are fixedly attached. A semiconductor chip 14 is fixedly attached to the top surface of the first mount region 33 by use of an adhesive 20. Furthermore, as shown in FIG. 5A, an adhesive sheet material 37 is adhered to the back surface of the first mount region 33 in a way that closes the opening 36. Moreover, as indicated with circles 38 in FIG. 5B, the semiconductor chip 15 is fixedly attached to the top surface of the adhesive sheet material 37 inside the opening 36, and the end portion of the semiconductor chip 15 is placed away from the first mount region 33. Incidentally, the adhesive material 37 is formed from the same material as is the adhesive sheet material 16 of the first embodiment.
  • This structure makes it possible to prevent the short circuit between the two semiconductor chips 14, 15. In addition, the semiconductor chip 15 is capable of detecting the temperature rising state of the semiconductor chip 14 with much higher accuracy, since the distance by which the semiconductor chips 14, 15 are away from each other can be shortened compared with the structure in which the semiconductor chips 14, 15 are fixedly attached to the respective discrete mount regions.
  • With regard to the above-described first and second embodiments, the foregoing descriptions have been provided for the case where: the one driving semiconductor chip 14 is placed in the resin package 2; and the semiconductor chip 14 is controlled by the one controlling semiconductor chip. However, the embodiments are not limited to this case.
  • For example, as shown in FIG. 6A, an embodiment may be carried out by: placing four driving semiconductor chips 40 in a resin package indicated with a chain line 39; and controlling the four driving semiconductor chips 40 by use of one controlling semiconductor chip 41. As illustrated, the four semiconductor chips 40 are fixedly attached to the top surfaces of the respective discrete mount regions 42 to 45, while the semiconductor chip 41 is fixedly attached to the top of an adhesive sheet material 46. Furthermore, the flatness among the mount regions 42 to 45 is also maintained by the adhesive sheet material 46 in the above-described manner.
  • Moreover, as shown in FIG. 6B, an embodiment may be carried out by: placing 6 driving semiconductor chips 48 in a resin package indicated with a chain line 47; and controlling the 6 driving semiconductor chips 48 by use of one controlling semiconductor chip 49. As in the case shown in FIG. 6A, the 6 semiconductor chips 48 are fixedly attached to the top surfaces of the respective discrete mount regions 50 to 55, while the semiconductor chip 49 is fixedly attached to the top of an adhesive sheet material 56. Furthermore, the flatness among the mount regions 50 to 55 is also maintained by the adhesive sheet material 56 in the above-described manner.
  • Besides, various changes may be made within the scope not departing from the gist of the present invention.
  • In the present invention, the driving semiconductor chip and the controlling semiconductor chip are fixedly attached to the tops of the respective discrete mount regions, and the part of the mount region to which the driving semiconductor chip is fixedly attached is placed up to under the controlling semiconductor chip. This structure enables the controlling semiconductor chip to detect the temperature of the driving semiconductor chip via the mount region.
  • Additionally, in the present invention, most of the end portion of the controlling semiconductor chip is placed on the second mount region. This realizes the structure which makes the driving semiconductor chip and the controlling semiconductor chip less likely to be short-circuited to each other.
  • Furthermore, in the present invention, the controlling semiconductor chip detects the temperature of the driving semiconductor chip accurately, and shuts down the driving semiconductor chip appropriately. This makes the driving semiconductor chip less likely to be broken down due to the heat.
  • Moreover, in the present invention, the mount region to which the driving semiconductor chip is fixedly attached and the mount region to which the controlling semiconductor chip is fixedly attached are placed isolated from each other. This makes it possible to apply different potentials to the respective mount regions.
  • What is more, in the present invention, the controlling semiconductor chip is fixedly attached to the top of the corresponding mount region by use of the insulating adhesive sheet material. This prevents the short circuit between the two semiconductor chips while maintaining the temperature detecting function of the controlling semiconductor chip.
  • Besides, in the present invention, the opening is formed in the mount region to which the driving semiconductor chip is fixedly attached, and the controlling semiconductor chip is fixedly attached by use of the insulating adhesive sheet material through the opening. This prevents the short circuit between the two semiconductor chips.

Claims (26)

1. (canceled)
2. (canceled)
3. (canceled)
4. (canceled)
5. (canceled)
6. (canceled)
7. A semiconductor device comprising:
at least a mount region;
leads placed near the mount region;
a first semiconductor chip fixedly attached to a top surface of the mount region;
a sheet material comprising an insulating adhesive applied to a top side of the sheet material, wherein the sheet material is adhered by the insulating adhesive to a back surface of the mount region in a way that closes an opening formed in the mount region;
a second semiconductor chip fixedly attached to the top side of the sheet material inside the opening by the insulating adhesive, wherein the second semiconductor chip is configured to control the first semiconductor chip; and
a resin sealing body covering at least part of the mount region, the leads, and the first and second semiconductor chips.
8. The semiconductor device according to claim 7, wherein the second semiconductor chip includes a thermal shutdown circuit configured to detect and control a temperature of the first semiconductor chip.
9. The semiconductor device according to claim 8, wherein the sheet material comprises any one of a polyimide tape, a silicone tape and a DAF material.
10. The semiconductor device according to claim 9, wherein the second semiconductor chip is placed on a portion of the sheet material, the portion being away from an end portion of the opening.
11. The semiconductor device according to claim 7, wherein the second semiconductor chip has a footprint that is smaller than the opening formed in the mount region.
12. The semiconductor device according to claim 7, wherein the sheet material comprises a polyimide tape.
13. The semiconductor device according to claim 7, wherein the first semiconductor chip is wire bonded to the second semiconductor chip.
14. The semiconductor device according to claim 7, wherein the opening formed in the mount region is enclosed by the mount region.
15. The semiconductor device according to claim 7, wherein the first semiconductor chip is spaced apart from the mount region.
16. A semiconductor device comprising:
a lead frame;
an opening in the lead frame;
a plurality of leads extending from the lead frame;
an insulating adhesive sheet fixed to a first side of the lead frame, wherein a portion of the adhesive sheet extends over the opening in the lead frame;
a first semiconductor chip fixed to the portion of the insulating adhesive sheet extending over the opening in the lead frame, wherein the first semiconductor chip extends from the insulating adhesive sheet through the opening in the lead frame; and
an encapsulating resin at least partially encapsulating the first semiconductor chip, the insulating adhesive sheet, and the lead frame.
17. The semiconductor device of claim 16, wherein the opening in the lead frame has a polygonal shape.
18. The semiconductor device of claim 17, wherein the first semiconductor chip has a footprint with a polygonal shape that is the same as the polygonal shape of the lead frame.
19. The semiconductor device of claim 16, wherein the first semiconductor chip is electrically coupled to one or more of the plurality of leads.
20. The semiconductor device of claim 16, wherein the insulating adhesive sheet covers an entire surface area of the opening in the lead frame.
21. The semiconductor device of claim 16, wherein the first semiconductor chip is spaced apart from the lead frame.
22. The semiconductor device of claim 16, wherein the insulating adhesive sheet material is formed of any one of a polyimide tape, a silicone tape and a DAF material.
23. The semiconductor device of claim 16, wherein the semiconductor device further comprises a second semiconductor chip fixed to a second side of the lead frame and spaced apart from the opening in the lead frame.
24. The semiconductor device of claim 23, wherein the first semiconductor chip includes a thermal shutdown circuit configured to detect and control a temperature of the second semiconductor chip.
25. The semiconductor device of claim 16, wherein the first semiconductor chip is laterally aligned over a center of the opening and spaced apart from each edge of the opening in the lead frame.
26. A method of making a semiconductor device, the method comprising:
providing a lead frame comprising:
a plurality of leads extending from the lead frame; and
an opening extending through the lead frame from a first side of the lead frame to a second side of the lead frame;
fixing an insulating adhesive sheet to a second side of the lead frame, wherein the insulating adhesive sheet extends over the opening in the lead frame;
disposing a semiconductor chip through the opening in the lead frame such that the semiconductor chip adheres to the insulating adhesive sheet; and
embedding at least a portion of the lead frame, the semiconductor chip, and the adhesive sheet in an encapsulating resin.
US14/291,159 2012-01-19 2014-05-30 Semiconductor device Abandoned US20140264807A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/291,159 US20140264807A1 (en) 2012-01-19 2014-05-30 Semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2012008952A JP2013149779A (en) 2012-01-19 2012-01-19 Semiconductor device
JP2012-008952 2012-01-19
US13/745,330 US8759955B2 (en) 2012-01-19 2013-01-18 Semiconductor device with chips on isolated mount regions
US14/291,159 US20140264807A1 (en) 2012-01-19 2014-05-30 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/745,330 Division US8759955B2 (en) 2012-01-19 2013-01-18 Semiconductor device with chips on isolated mount regions

Publications (1)

Publication Number Publication Date
US20140264807A1 true US20140264807A1 (en) 2014-09-18

Family

ID=47749616

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/745,330 Active US8759955B2 (en) 2012-01-19 2013-01-18 Semiconductor device with chips on isolated mount regions
US14/291,159 Abandoned US20140264807A1 (en) 2012-01-19 2014-05-30 Semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/745,330 Active US8759955B2 (en) 2012-01-19 2013-01-18 Semiconductor device with chips on isolated mount regions

Country Status (5)

Country Link
US (2) US8759955B2 (en)
EP (1) EP2618371B1 (en)
JP (1) JP2013149779A (en)
CN (2) CN103219313B (en)
DE (1) DE202013012738U1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10037932B2 (en) * 2015-03-30 2018-07-31 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
CN107275394B (en) * 2016-04-08 2020-08-14 株洲中车时代电气股份有限公司 Power semiconductor module and self-protection method thereof
JP6653235B2 (en) * 2016-09-29 2020-02-26 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
JP7131903B2 (en) * 2017-12-08 2022-09-06 ローム株式会社 semiconductor package
CN110660786B (en) * 2019-08-21 2024-02-27 深圳市晶导电子有限公司 Integrated circuit of LED driving power supply, manufacturing method of integrated circuit and LED driving power supply
CN112928091A (en) * 2019-12-05 2021-06-08 深圳晶鼎科实业有限公司 Drive chip packaging structure

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5252855A (en) * 1990-10-25 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Lead frame having an anodic oxide film coating
US5291060A (en) * 1989-10-16 1994-03-01 Shinko Electric Industries Co., Ltd. Lead frame and semiconductor device using same
US5455454A (en) * 1992-03-28 1995-10-03 Samsung Electronics Co., Ltd. Semiconductor lead frame having a down set support member formed by inwardly extending leads within a central aperture
US5780925A (en) * 1992-10-28 1998-07-14 International Business Machines Corporation Lead frame package for electronic devices
US6117710A (en) * 1997-02-11 2000-09-12 National Semiconductor Corporation Plastic package with exposed die and method of making same
US6153922A (en) * 1997-08-25 2000-11-28 Hitachi, Ltd. Semiconductor device
US20020047189A1 (en) * 2000-10-20 2002-04-25 Yoshinori Miyaki Semiconductor device and its manufacturing method
US6396142B1 (en) * 1998-08-07 2002-05-28 Hitachi, Ltd. Semiconductor device
US20020195705A1 (en) * 2001-04-06 2002-12-26 Makoto Terui Semiconductor apparatus with decoupling capacitor
US6713836B2 (en) * 2001-06-22 2004-03-30 Advanced Semiconductor Engineering, Inc. Packaging structure integrating passive devices
US6716836B2 (en) * 2001-03-22 2004-04-06 Boehringer Ingelheim (Canada) Ltd. Non-nucleoside reverse transcriptase inhibitors
US20040262720A1 (en) * 2003-06-30 2004-12-30 Renesas Technology Corp. Semiconductor device
US20060186528A1 (en) * 2002-06-05 2006-08-24 Toshio Sasaki Semiconductor device
US20070004092A1 (en) * 2003-08-29 2007-01-04 Hiromichi Suzuki Semiconductor device manufacturing method
US20090026594A1 (en) * 2007-07-25 2009-01-29 Carsem (M) Sdn.Bhd. Thin Plastic Leadless Package with Exposed Metal Die Paddle

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6114731A (en) * 1984-06-29 1986-01-22 Nec Kansai Ltd Semiconductor device
EP0276450A1 (en) 1987-01-23 1988-08-03 Xmit Ag Data protection circuit to inhibit the transmission of signals on a bus
JPH02133986A (en) * 1988-11-15 1990-05-23 Shinko Electric Ind Co Ltd Manufacture of resin sealed module
JPH02148758A (en) * 1988-11-29 1990-06-07 Matsushita Electron Corp Lead frame for semiconductor device
JPH06151685A (en) * 1992-11-04 1994-05-31 Mitsubishi Electric Corp Mcp semiconductor device
JP3299421B2 (en) * 1995-10-03 2002-07-08 三菱電機株式会社 Method for manufacturing power semiconductor device and lead frame
US6114756A (en) * 1998-04-01 2000-09-05 Micron Technology, Inc. Interdigitated capacitor design for integrated circuit leadframes
JP2000049184A (en) * 1998-05-27 2000-02-18 Hitachi Ltd Semiconductor device and production thereof
JP2930079B1 (en) * 1998-08-06 1999-08-03 サンケン電気株式会社 Semiconductor device
JP3871486B2 (en) * 1999-02-17 2007-01-24 株式会社ルネサステクノロジ Semiconductor device
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US7138708B2 (en) * 1999-09-24 2006-11-21 Robert Bosch Gmbh Electronic system for fixing power and signal semiconductor chips
JP3491744B2 (en) * 1999-10-22 2004-01-26 シャープ株式会社 Semiconductor device
JP4651153B2 (en) * 1999-10-28 2011-03-16 ローム株式会社 Semiconductor device
US7167377B2 (en) * 2001-11-26 2007-01-23 Sumitoo Wiring Systems, Ltd. Circuit-constituting unit and method of producing the same
JP4461476B2 (en) * 2003-08-25 2010-05-12 Ｔｄｋラムダ株式会社 Method for manufacturing hybrid integrated circuit
US7208818B2 (en) * 2004-07-20 2007-04-24 Alpha And Omega Semiconductor Ltd. Power semiconductor package
KR101037246B1 (en) * 2004-10-18 2011-05-26 스태츠 칩팩, 엘티디. Multi Chip Leadframe Package
CN104183591A (en) * 2005-07-01 2014-12-03 维税-希力康克斯公司 Complete power management system implemented in a single surface mount package
DE112006003866B4 (en) * 2006-03-09 2019-11-21 Infineon Technologies Ag A reduced voltage electronic multi-chip package and method of making the same
JP2006245618A (en) 2006-06-14 2006-09-14 Fujitsu Ltd Semiconductor device with built-in passive element
JP2008078445A (en) * 2006-09-22 2008-04-03 Yamaha Corp Lead frame
JP5157247B2 (en) * 2006-10-30 2013-03-06 三菱電機株式会社 Power semiconductor device
JP2008140936A (en) * 2006-11-30 2008-06-19 Toshiba Corp Printed circuit board
JP5634033B2 (en) * 2008-08-29 2014-12-03 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Resin-sealed semiconductor device and manufacturing method thereof
US20100164078A1 (en) * 2008-12-31 2010-07-01 Ruben Madrid Package assembly for semiconductor devices
JP4947135B2 (en) * 2009-12-04 2012-06-06 株式会社デンソー Semiconductor package and manufacturing method thereof
JP4985809B2 (en) * 2010-03-23 2012-07-25 サンケン電気株式会社 Semiconductor device
JP2012008952A (en) 2010-06-28 2012-01-12 Fuji Xerox Co Ltd Information processing device, information processing system and program

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5291060A (en) * 1989-10-16 1994-03-01 Shinko Electric Industries Co., Ltd. Lead frame and semiconductor device using same
US5252855A (en) * 1990-10-25 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Lead frame having an anodic oxide film coating
US5455454A (en) * 1992-03-28 1995-10-03 Samsung Electronics Co., Ltd. Semiconductor lead frame having a down set support member formed by inwardly extending leads within a central aperture
US5780925A (en) * 1992-10-28 1998-07-14 International Business Machines Corporation Lead frame package for electronic devices
US6117710A (en) * 1997-02-11 2000-09-12 National Semiconductor Corporation Plastic package with exposed die and method of making same
US6153922A (en) * 1997-08-25 2000-11-28 Hitachi, Ltd. Semiconductor device
US6396142B1 (en) * 1998-08-07 2002-05-28 Hitachi, Ltd. Semiconductor device
US20020047189A1 (en) * 2000-10-20 2002-04-25 Yoshinori Miyaki Semiconductor device and its manufacturing method
US6716836B2 (en) * 2001-03-22 2004-04-06 Boehringer Ingelheim (Canada) Ltd. Non-nucleoside reverse transcriptase inhibitors
US20020195705A1 (en) * 2001-04-06 2002-12-26 Makoto Terui Semiconductor apparatus with decoupling capacitor
US6713836B2 (en) * 2001-06-22 2004-03-30 Advanced Semiconductor Engineering, Inc. Packaging structure integrating passive devices
US20060186528A1 (en) * 2002-06-05 2006-08-24 Toshio Sasaki Semiconductor device
US20040262720A1 (en) * 2003-06-30 2004-12-30 Renesas Technology Corp. Semiconductor device
US20070004092A1 (en) * 2003-08-29 2007-01-04 Hiromichi Suzuki Semiconductor device manufacturing method
US20090026594A1 (en) * 2007-07-25 2009-01-29 Carsem (M) Sdn.Bhd. Thin Plastic Leadless Package with Exposed Metal Die Paddle

Also Published As

Publication number Publication date
CN105529314A (en) 2016-04-27
DE202013012738U1 (en) 2019-01-08
CN105529314B (en) 2020-10-13
CN103219313B (en) 2016-01-06
JP2013149779A (en) 2013-08-01
EP2618371A2 (en) 2013-07-24
US8759955B2 (en) 2014-06-24
CN103219313A (en) 2013-07-24
EP2618371B1 (en) 2018-12-12
EP2618371A3 (en) 2017-02-22
US20130187261A1 (en) 2013-07-25

Similar Documents

Publication Publication Date Title
US20140264807A1 (en) Semiconductor device
EP3226292B1 (en) Lead frame, semiconductor device, method for manufacturing lead frame, and method for manufacturing semiconductor device
US8436429B2 (en) Stacked power semiconductor device using dual lead frame and manufacturing method
US20140167237A1 (en) Power module package
US9177957B1 (en) Embedded packaging device
US8933518B2 (en) Stacked power semiconductor device using dual lead frame
US9795053B2 (en) Electronic device and method for manufacturing the electronic device
US11611193B2 (en) Low inductance laser driver packaging using lead-frame and thin dielectric layer mask pad definition
US20120241934A1 (en) Semiconductor apparatus and method for manufacturing the same
JP2015142072A (en) semiconductor device
US10461024B2 (en) Semiconductor device
US9613894B2 (en) Electronic package
US9064818B2 (en) Semiconductor device
US10204865B2 (en) Electronic package and conductive structure thereof
US11310904B2 (en) Chip package and power module
US9373566B2 (en) High power electronic component with multiple leadframes
US9397026B2 (en) Semiconductor device having flat leads
US10854540B2 (en) Packaged IC component
US9281257B2 (en) Semiconductor package including a connecting member
US10978432B2 (en) Semiconductor package
US20050189625A1 (en) Lead-frame for electonic devices with extruded pads
US11417538B2 (en) Semiconductor package including leads of different lengths
CN111316428B (en) Semiconductor device and method for manufacturing semiconductor device
US10763203B1 (en) Conductive trace design for smart card
JP2005142530A (en) Optical semiconductor equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IWAMURA, HIDEYUKI;OCHIAI, ISAO;REEL/FRAME:032993/0993

Effective date: 20121224

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087

Effective date: 20160415

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001

Effective date: 20160415

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001

Effective date: 20160415

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCV Information on status: appeal procedure

Free format text: NOTICE OF APPEAL FILED

STCV Information on status: appeal procedure

Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER

STCV Information on status: appeal procedure

Free format text: EXAMINER'S ANSWER TO APPEAL BRIEF MAILED

STCV Information on status: appeal procedure

Free format text: ON APPEAL -- AWAITING DECISION BY THE BOARD OF APPEALS

STCV Information on status: appeal procedure

Free format text: BOARD OF APPEALS DECISION RENDERED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001

Effective date: 20230622