US20140014847A1 - Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count - Google Patents
Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count Download PDFInfo
- Publication number
- US20140014847A1 US20140014847A1 US13/547,432 US201213547432A US2014014847A1 US 20140014847 A1 US20140014847 A1 US 20140014847A1 US 201213547432 A US201213547432 A US 201213547432A US 2014014847 A1 US2014014847 A1 US 2014014847A1
- Authority
- US
- United States
- Prior art keywords
- layer
- electrode
- thin
- active layer
- tft
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 68
- 238000003384 imaging method Methods 0.000 title claims abstract description 54
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 39
- 239000010409 thin film Substances 0.000 title claims abstract description 30
- 229910044991 metal oxide Inorganic materials 0.000 title claims abstract description 22
- 150000004706 metal oxides Chemical class 0.000 title claims abstract description 22
- 230000002829 reductive effect Effects 0.000 title claims abstract description 11
- 230000008569 process Effects 0.000 title description 31
- 238000000206 photolithography Methods 0.000 claims abstract description 51
- 238000006243 chemical reaction Methods 0.000 claims abstract description 8
- 239000010410 layer Substances 0.000 claims description 207
- 239000004065 semiconductor Substances 0.000 claims description 59
- 229910052751 metal Inorganic materials 0.000 claims description 42
- 239000002184 metal Substances 0.000 claims description 42
- 239000000758 substrate Substances 0.000 claims description 36
- 239000000463 material Substances 0.000 claims description 29
- 239000012212 insulator Substances 0.000 claims description 26
- 238000000059 patterning Methods 0.000 claims description 20
- 230000005855 radiation Effects 0.000 claims description 10
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 8
- 239000011241 protective layer Substances 0.000 claims description 8
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 4
- 230000004888 barrier function Effects 0.000 claims description 4
- 229910052733 gallium Inorganic materials 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- 239000011787 zinc oxide Substances 0.000 claims description 4
- 238000004891 communication Methods 0.000 claims description 2
- 238000002601 radiography Methods 0.000 abstract description 4
- 239000000523 sample Substances 0.000 description 27
- 238000012545 processing Methods 0.000 description 21
- 238000010586 diagram Methods 0.000 description 12
- 238000002161 passivation Methods 0.000 description 12
- 238000004590 computer program Methods 0.000 description 9
- 229910021417 amorphous silicon Inorganic materials 0.000 description 8
- 238000003491 array Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 101100221835 Arabidopsis thaliana CPL2 gene Proteins 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 101150016835 CPL1 gene Proteins 0.000 description 5
- 101100468774 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RIM13 gene Proteins 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 239000011149 active material Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000000356 contaminant Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000002059 diagnostic imaging Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000009659 non-destructive testing Methods 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000012777 electrically insulating material Substances 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000002594 fluoroscopy Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
- H01L27/14616—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor characterised by the channel of the transistor, e.g. channel having a doping gradient
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14658—X-ray, gamma-ray or corpuscular radiation imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14658—X-ray, gamma-ray or corpuscular radiation imagers
- H01L27/14659—Direct radiation imagers structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14665—Imagers using a photoconductor layer
- H01L27/14676—X-ray, gamma-ray or corpuscular radiation imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14692—Thin film technologies, e.g. amorphous, poly, micro- or nanocrystalline silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
- H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
Definitions
- the invention relates generally to the field of radiation conversion apparatus, and in particular to medical radiographic imaging and digital radiographic (DR) detectors, and more particularly to fabrication processes for thin-film transistors (TFTs) using non-single crystalline semiconductor materials such as disordered metal-oxide semiconductor as an active layer.
- DR digital radiographic
- TFTs thin-film transistors
- Thin-film transistors are used as one of the fundamental building blocks for current large-area electronics.
- Amorphous silicon (a-Si) TFTs usually serve as electrical switches for large-area liquid-crystal displays (LCD) and large-area flat-panel imagers (FPD); they are well known in the art of large-area electronics fabrication.
- a typical TFT has three terminals: gate, source, and drain. A majority of the charge carriers flow between the source and drain terminal through a semiconducting layer (referred to as an active layer). The degree of conduction of the semiconducting layer between the source and drain terminal is controlled by the potential of the gate terminal. The source and drain terminal is usually identified by the type carrier responsible for the main conduction current flow.
- the TFTs can be made geometrically symmetric and therefore the distinction between source and drain is only made by its electrical potential difference and the type of charge carrier the transistor uses for conduction. Therefore, the two terminals are often referred together as the source/drain (SD) terminals.
- SD source/drain
- the source and drain terminals are not separately identified to be distinct, but that is not intended to limit the scope of the application.
- TFTs are typically used as a switching element in pixels within a radiographic imaging array.
- DR digital radiographic
- An aspect of this application is to advance the art of medical digital radiography.
- An aspect of this application is to provide methods and/or apparatus to address and/or reduce disadvantages caused by the use of portable (e.g., wireless) digital radiography (DR) detectors and/or radiography imaging apparatus using the same.
- portable e.g., wireless
- DR digital radiography
- An aspect of this application is to provide radiographic imaging apparatus and/or methods for making the same that can reduce a number of processing operations or use a lower photolithography mask count in a fabrication process for TFT.
- An aspect of this application is to provide radiographic imaging apparatus and/or methods that can use smaller alignment tolerances for TFTs or reduce alignment tolerances between TFT electrodes.
- An aspect of this application is to provide radiographic imaging apparatus fabrication process that can reduce photolithography mask counts or photolithography mask steps for TFT devices, require lower alignment tolerances between the TFT electrodes, and/or use a reduced thickness active layer in TFT devices.
- An aspect of this application to is to provide radiographic imaging methods and/or apparatus that can reduce parasitic capacitances than can hinder the dynamic performance of TFT devices used in a radiographic imaging array.
- the present invention can provide a method of manufacturing a digital radiographic detector, the radiographic detector including an imaging array comprising a plurality of pixels arranged in rows and columns, each pixel including a photosensor configured to generate a signal based upon radiation received, the method can include forming an insulating substrate; forming a thin-film transistor in each of the plurality of pixels coupled to a photosensor, including, forming a metal-oxide semiconductor active layer and a gate insulator layer over the insulating substrate, patterning the gate insulator layer using a first photolithography mask, forming a conductive layer comprising metal over the gate insulator layer and selected exposed portions of the metal-oxide semiconductor active layer, patterning the conductive layer using a second photolithography mask to form control electrode, first electrode and second electrode, forming a protective layer over the electrodes and the exposed gate insulator layer, and patterning the protective layer using a third photolithography mask to expose a portion of the electrodes for electrical connection.
- the present invention can provide a digital radiographic area detector that can include a housing configured to include an upper surface, a lower surface, and side surfaces to connect the upper surface and the lower surface; an insulating substrate inside the housing; an imaging device mounted inside the housing on the insulating substrate, the imaging device comprising a plurality of pixels, each pixel comprising at least one electrically chargeable photosensor and at least one thin-film transistor (TFT); a bias control circuit to provide a bias voltage to the photosensors for a portion of the imaging array; an address control circuit to control scan lines, where each of the scan lines is configured to extend in a first direction and is coupled to a plurality of pixels in the portion of the imaging array; and a signal sensing circuit connected to data lines, where each of the data lines is configured to extend in a second direction and is coupled to at least two pixels in the portion of the imaging array; where the at least one TFT comprises a metal oxide semiconductor active layer and a co-planar gate electrode, source electrode and drain electrode positioned in
- FIGS. 1A-1G are diagrams that show top-down views and cross-sectional views of processing operations for a conventional BCE inverted-staggered TFT architecture.
- FIG. 2 is a diagram that shows top-down views and cross-sectional views of another conventional BCE inverted-staggered TFT architecture.
- FIGS. 3A-3G are diagrams that show top-down views and cross-sectional views of processing operations for a conventional coplanar TFT architecture.
- FIGS. 4A-4E are diagrams that show top-down views and cross-sectional views of processing operations for a manufacturing method embodiment of a radiographic imaging array according to the application.
- FIGS. 5A-5B are diagrams that respectively show top-down views and cross-sectional views of processing operations for another manufacturing method embodiment of a radiographic imaging array according to the application.
- FIG. 6 is a diagram that shows a perspective view of a radiographic imaging apparatus including an area detector according to the application used for a radiographic procedure.
- TFT architectures used for radiographic imaging and each has corresponding advantages.
- the most widely used TFT architecture in the large-area electronics industry is the back-channel etch (BCE) inverted-staggered TFT.
- BCE back-channel etch
- FIGS. 1A-1G shows a typical fabrication process of the BCE inverted-staggered TFT architecture.
- the BCE inverted-staggered TFT process is often used for fabricating hydrogenated amorphous silicon (a-Si:H) TFTs.
- the BCE inverted-staggered TFT architecture is sometimes referred to as the bottom-gate architecture because a gate electrode 110 is formed in closer proximity to an insulating substrate 100 than an active semiconductor layer 130 .
- FIGS. 1A-1G show device top views and device cross sections, respectively, for the described processing steps.
- CPL1 and CPL2 indicate the cutting-planes used for the cross-sections.
- CPL1 shows the device cross-sectional diagram for the TFT and the SD probe pads while CPL2 shows the cross-sectional diagram for the gate probe pad.
- a metal layer for the gate electrode 110 that controls the electrical conductivity of the active semiconductor island is first deposited on an electrically insulating substrate 100 .
- the metal layer is pattered by a photolithography mask as known in the art to form the gate electrode 110 and part of the gate probe pad 112 for the TFT gate terminal.
- the resulting structure is shown in FIG. 1A .
- an insulating layer 120 , an active semiconductor layer 130 , and a contact layer (e.g., doped semiconductor layer) 140 are then consecutively deposited over the substrate 100 to cover the patterned gate electrode 110 and portions of the gate probe pad 112 .
- This step is sometimes referred to as the “tri-layer deposition step” well known in the art.
- the deposited insulator layer 120 is also referred to as the gate insulator layer or the gate dielectric layer.
- the insulator layer 120 is important as the gate electrode 110 must not be in direct contact with the active semiconductor layer 130 .
- One skilled in the art of TFT fabrication would also recognize the importance of consecutive deposition of the tri-layer structure to reduce or minimize interface defects between the layers 120 , 130 , 140 .
- Consecutive deposition can be especially relevant to the interface between the gate insulator layer 120 and the active semiconductor layer 130 as the interface quality (e.g., interface defects) can significantly affect the performances of the resulting TFT.
- the resulting structure after this fabrication step is shown in FIG. 1B .
- both the active semiconductor layer 130 and the contact layer 140 are omitted from the top view in FIG. 1B .
- the active semiconductor layer 130 and the doped contact layer 140 are then patterned using a second photolithography mask to form the active semiconductor island as shown in FIG. 1C .
- the active semiconductor island is usually aligned to the gate electrode 110 .
- the doped contact layer 140 is omitted in the top view shown in FIG. 1C because the doped contact layer 140 edges overlap the active semiconductor layer 130 .
- the gate insulator layer 120 can be patterned to open a probe pad window for the gate electrode 150 using a third photolithography mask as shown in FIG. 1D by the cross-section along CPL2.
- the source and drain electrodes 160 of the TFT are then formed by depositing a second metal layer across the entire substrate covering previously formed features then followed by photolithography using a fourth mask.
- the source and drain probe pads 162 are also formed during using the second metal layer as shown in FIG. 1E .
- the second metal layer is patterned such that near the region of the gate electrode probe pad 112 , metal also exists (e.g., remains) and completely covers the gate electrode probe pad window 150 to provide an electrical connection between the first patterned metal layer and the second patterned metal layer.
- the combination of the two metal layers e.g., first patterned metal layer and the second patterned metal layer
- a selective etch process is performed to completely remove the doped contact layer 140 in regions not covered by the source drain metal, which includes the region between the source and drain terminals 160 usually referred to as the channel region.
- the active semiconductor layer 130 not covered by the source and drain electrode 160 is partially etched as well thereby forming a shallow trench.
- the shallow trench in the channel region causes the thickness of the active semiconductor material underneath the source and drain electrodes 160 to be different than the thickness of the active material in the channel region (and in other regions of the active island not covered by the second metal layer). This is as shown by cross-section along CPL1 in FIG. 1F and this selective etch process step is commonly referred to as BCE process; thus, giving the TFT architecture the name BCE inverted-staggered TFT.
- the resulting structure is often encapsulated by a thick encapsulation layer 170 to prevent undesirable effects caused by ambient environmental conditions.
- the encapsulation layer 170 is deposited across the entire substrate 100 covering previously formed features.
- the encapsulation layer 170 also serves as a passivation layer to mediate damage caused by the BCE process. Since the encapsulation layer 170 is also an electrical insulator, portions of the encapsulation layer 170 must be removed in probe pad or contact window areas using a fifth photolithography mask in order to provide or obtain electrical contact with the TFT terminals.
- the resulting structure is shown in FIG.
- the third photolithography mask/step shown in FIG. 1D can be optional when the gate dielectric material 120 can be etched along with the passivation layer 170 etch.
- the third photolithography mask is omitted and the gate electrode probe pad contact window 174 is etched by the fifth photolithography mask, then resulting structure is shown in FIG. 2 .
- the total number of photolithography masks is reduced to four.
- the BCE TFT fabrication process introduces a number of constraints to the active semiconductor layer 130 properties.
- the BCE TFT fabrication process sacrifices the flexibility of the active semiconductor layer 130 options to reap the benefit of a reduced mask count.
- One constraint is the thickness of the active layer. When the active layer 130 is too thin, there is only a small timing window during the BCE fabrication process before the active layer is completely etched though (e.g., in the channel region); under such circumstances no transistor action would occur for the fabricated structure. However, a thinner active layer 130 is preferred because a thicker active layer can lead to higher resistances and/or reduce the apparent carrier mobility.
- Another constraint is the etch selectivity between the active semiconductor layer 130 and the source/drain (SD) electrode metal layer material.
- the etch selectivity needs to be sufficiently high; otherwise, the active island material can be completely removed even prior to the BCE process during the patterning of the source and drain electrodes 160 (process step illustrated in FIG. 1E ).
- the BCE TFT fabrication process can not use metal oxide semiconductors, such as amorphous indium gallium zinc oxide (a-IGZO) as the active layer 130 . Since a-IGZO reacts with many metal etchants, a desired high etch selectivity can not be achieved during the patterning for the source and drain metal layer. To address the high etch selectivity requirement, an additional protective layer can be introduced prior to the patterning of the SD electrode metal.
- a-IGZO amorphous indium gallium zinc oxide
- the additional protective layer is also often referred to as an etch-stopper (ES) layer because it operates to reduce or prevent the etching agent used for patterning the SD metal from attacking the active layer 130 .
- ES etch-stopper
- the introduction of the ES layer requires the use of at least one additional photolithography mask to pattern the ES layer.
- Another constraint placed by the BCE fabrication process is that the active semiconductor layer 130 must be sufficiently thick. The thickness of the active semiconductor layer 130 not only must allow for process tolerances during the back-channel etch, but also must ensure satisfactory step coverage over the topology introduced by the underlying gate electrode 110 .
- the active semiconductor layer 130 is formed prior to forming the gate electrode 110 . Forming the active semiconductor layer 130 before the gate electrode 110 can avoid the active semiconductor layer 130 having to traverse through the topology introduced by the gate electrode 110 . Further, the insulator layers deposited prior to metal patterning can also function as an ES layer, which can relax the constraints placed on the active layer 130 . To illustrate this, a typical coplanar metal oxide TFT process is shown FIGS. 3A-3F .
- the active layer 130 , the gate insulator layer 120 , and the gate metal layer 300 are initially deposited over an insulating substrate 100 .
- the resulting structure after this fabrication step is shown in FIG. 3A .
- the three deposited layers are omitted in the top-down view in FIG. 3A for clarity.
- the gate metal layer 300 is patterned to form the gate electrode 110 and the gate probe pad 112 .
- the resulting structure after this fabrication step is shown in FIG. 3B . Since the gate insulator layer 120 is covering the active layer 130 completely during the formation of the gate electrode 110 , the active layer material is not attacked by the etching agent for the gate metal layer 300 .
- the active layer 130 and the gate insulator layer 120 are again omitted in the top view in FIG. 3B for clarity because they both cover the entire insulating substrate 100 .
- the gate insulator layer 120 is patterned using a self-aligned process, which exposes the active layer material 130 in areas not covered by the gate metal material 300 .
- the resulting structure after this fabrication step is shown in FIG. 3C where the active layer 130 covering the entire insulating substrate 100 is omitted in the top view.
- the active layer 130 is patterned to form the transistor active island.
- FIG. 3D The resulting structure after this fabrication step is shown in FIG. 3D .
- the active layer is then protected by depositing a passivation layer 320 across the entire substrate 100 covering all the previously formed features.
- the passivation layer 320 must be electrically insulating as otherwise, the passivation layer 320 would form an electrical connection between the gate electrode 110 and the active island. Then, the passivation layer 320 is patterned using a third photolithography mask to open contact windows 310 for preparation in connecting the source and drain electrodes 160 to the active layer 130 and to open gate probe pad window 150 . The resulting structure after this fabrication step is shown in FIG. 3E .
- the source and drain metal layer is deposited across the entire substrate 100 covering all the previously formed features.
- This metal layer is then patterned using the fourth photolithography mask to form the source and drain electrodes 160 , and the source and drain probe pads 162 . Similar to the inverted-staggered TFT architecture, a portion of this metal layer is also left covering the gate probe pad window 150 after patterning.
- the source and drain electrode metal and the gate electrode metal are electrically connected and together referred to as the gate probe pad 112 .
- the resulting structure after this fabrication step is shown in FIG. 3F .
- a blanket passivation layer 170 is formed over the substrate 100 covering all the previously formed features.
- the passivation layer 170 must also be electrically insulating because otherwise the source and drain terminals 160 would be electrically connected and no transistor action would occur for the fabricated features.
- the electrically insulating layer 170 is patterned by a fifth photolithography mask to open contact windows for the source and drain probe pad windows 172 and the gate probe pad window 174 .
- FIG. 3G The resulting structure after this fabrication step is shown in FIG. 3G . At this point, the fabrication process is complete and a total of five photolithography masks used. As shown in the cross-sectional view of FIG.
- the remaining active layer 130 conforms to the substrate 100 surface, the remaining active layer 130 is not subjected to any step covering issue (e.g., caused by the gate electrode 110 ) as in the inverted-staggered TFT architecture. Since the substrate 100 surface is also relatively smooth and planar, excellent uniformity in the remaining active layer 130 can be achieved, which directly leads to the ability to deposit thinner active layer material, especially in large area arrays. The ability to deposit thinner active layer material is further aided in the coplanar TFT by the absence of the BCE process for the active layer 130 . However, compared with the inverted-staggered TFT architecture shown in FIG. 2 , the coplanar TFT architecture shown in FIG. 3G requires one additional mask. the additional mask requirement is caused by the via windows used to contact and electrically connect the source and drain electrodes 160 to the active layer 130 .
- the photolithography masks are designed with an alignment margin (e.g., built in tolerances) sufficient to handle the misalignment and ensure device functionality.
- Design rules are commonly used to refer to feature spacing tolerance within a photolithographic mask or alignment margins in a photolithographic mask sufficient to address and ensure device operability (e.g., electrical contact/insulation between features formed by different masks) between separate photolithography operations in manufacturing a resulting device.
- the total amount of misalignment margin, or acceptable tolerance to misalignment that still yields functional devices can also increase, which can cause larger TFT and/or resulting device size.
- Reduction in the mask count can cause the reduction of total alignment tolerances required and may consequently lead to smaller TFT and/or resulting device areas. Since smaller device area leads to more devices fabricated per unit area, manufacturing cost can be lowered by not only reduction in time allocated for the mask alignment, but also smaller total alignment tolerance. Misalignment of the photolithography masks also increases the number of non-functional devices, which reduces the manufacturing yield. The probability of mask misalignment increases with higher mask count; therefore, reducing the mask count also improves manufacturing yield, which can further reduce of manufacturing cost.
- an active layer 430 material can be amorphous indium gallium zinc oxide (a-IGZO) semiconductor.
- a-IGZO amorphous indium gallium zinc oxide
- FIG. 4A to FIG. 4E illustrate top-down views and cross-sectional views of selected processing operations, respectively, for some exemplary method embodiments of forming a thin-film transistor.
- CPL1 and CPL2 are cutting-planes lines used to indicate where device cross-sections are drawn.
- CPL1 illustrates device cross-sectional diagram positions for the TFT and the SD probe pads
- CPL2 illustrates cross-sectional diagram positions for the gate probe pad.
- layers are omitted for clarity when the layers are deposited across the entire device or an entire substrate.
- the cross-sectional views in FIGS. 4A-4E still illustrate the layers omitted for some top-down views.
- a process can commence with the deposition of an active layer 430 and a gate insulator layer 420 on top of/over an insulating substrate 400 .
- the active layer 430 can be an a-IGZO layer.
- the gate insulator layer can be an insulating layer such as those comprised of silicon dioxide (SiO 2 ) or multiple layers of electrically insulating material such as amorphous silicon nitride (a-SiN), or combinations thereof.
- the insulating substrate can be a single or multiple layers of materials such as, but not limited to, glass, polyimide, plastic or the like.
- Exemplary active layers used in certain exemplary TFT embodiments can also be composed of a layer of metal-oxide semiconductor or multiple layers of metal-oxide semiconductor.
- Exemplary active layers can also include various types of metal oxide-based semiconductor materials. Further, amorphous or polycrystalline oxide-based semiconductor materials can be used for the active layers. Any conductive semiconductor material that is sensitive to metal etch can be used for the active layers described herein (e.g., active layer 430 ).
- the surface (e.g., the insulating layer 400 ) adjacent to the active layer 430 can be planar and/or can have relatively low surface roughness.
- the gate insulator layer 420 and the active layer 430 can preferably be formed consecutively without breaking vacuum, which can improve an interface quality and consequently, can improve electrical properties of the TFT.
- the gate insulator layer 420 can be patterned.
- the pattered insulator layer 420 can function not only as an etch-stopper, but also function as a gate dielectric.
- the resulting configuration features can be shown in FIG. 4B .
- a metal layer 450 can be deposited over the entire substrate 400 , covering all the previously formed features; this is shown in FIG. 4C .
- the metal layer 450 can provide materials used for the gate electrode 410 , but also used for source and drain electrodes 460 as well as materials used for corresponding gate probe pads 412 and source and drain probe pads 462 .
- the metal layer 450 can be a combination of a metal layer or multiple metal layers together with various elements to improve layer/performance characteristics such as conductivity.
- the metal layer 450 can then be patterned using a second photolithography mask to form the gate electrode 410 , the source and drain electrodes 460 , the gate probe pad 412 , and the source and drain probe pads 462 . Since the etchant for the metal layer 450 also sufficiently attacks the metal oxide semiconductor layer 430 , regions of the active layer 430 not covered by the etch-stopper and the metal material 450 can both be removed (e.g., completely) during the second photolithography mask patterning process. The resulting configuration features can be shown in FIG. 4D .
- a protective layer (e.g., passivation layer) 470 can be formed across the entire substrate 400 , covering all the previously formed features.
- the passivation layer 470 can preferably be electrically insulating since otherwise, the passivation layer 470 would electrically connect the terminals of the TFT, rendering the device non-functional or inoperative.
- a third photolithography mask can be used to open the probe pad windows for the source and drain terminals 472 , as well as the gate terminals 474 .
- the resulting configuration features can be shown in FIG. 4E .
- certain exemplary embodiments described herein can use only three photolithography masks.
- certain exemplary embodiments described herein can also allow or provide for tighter tolerances for misalignment.
- Exemplary embodiments can provide tighter tolerances at least because all transistor electrodes or all three TFT electrodes can be patterned using a single or the same photolithography mask. Further, since alignment tolerances between different photolithography masks or patterning operations can be larger than the spacing tolerance for a single photolithography mask or patterning operation, at least spacing between the electrodes of a transistor can be made much smaller.
- an active material e.g., active layer 430
- an active material can be very sensitive to processing conditions and sometimes, contaminants from the substrate 400 can migrate into the active layer causing undesirable effects.
- FIGS. 5A-5B are diagrams that respectively illustrate top-down views and cross-sectional views of selected processing operations for another exemplary method embodiment of forming a thin-film transistor for a radiographic imaging array of a DR detector. As shown in FIG. 5A , a suitable barrier layer 500 can be inserted between the insulating substrate 400 and the active layer 430 . FIG.
- FIG. 5A shows a processing operation where the barrier layer 500 , the active layer 430 , and the gate insulator layer 420 can be deposited consecutively on the insulating substrate before patterning the gate insulator layer 420 .
- the barrier layer can also be composed of, for example, SiO 2 , which not only provides good interface properties with the active layer 430 but also can reduce or prevent diffusion of unwanted contaminants from the insulating substrate 400 into the active layer 430 .
- Embodiments of radiographic imaging systems, radiographic detectors and/or methods for using the same have various advantages.
- embodiments can provide TFT for radiographic imaging apparatus having increased or improved performance characteristics.
- FIG. 6 is a diagram that shows a perspective view of an exemplary radiographic area detector configured to include rows and columns of detector cells in position to receive X-rays passing through a patient during a radiographic procedure.
- an X-ray system 10 that can use an area array 12 can include an X-ray tube 14 collimated to provide an area X-ray beam 16 passing through an area 18 of a patient 20 .
- the beam 16 can be attenuated along its many rays by the internal structure of the patient 20 to then be received by the detector array 12 , which can include certain exemplary embodiments of a thin-film transistor described herein, and that can extend generally over a prescribed area (e.g., a plane) perpendicular to the central ray of the X-ray beam 16 (e.g., normal medical imaging operations).
- a prescribed area e.g., a plane
- the array 12 can be divided into a plurality of individual cells 22 that can be arranged rectilinearly in columns and rows. As will be understood to those of ordinary skill in the art, the orientation of the columns and rows is arbitrary, however, for clarity of description it will be assumed that the rows extend horizontally and the columns extend vertically.
- the rows of cells 22 can be scanned one (or more) at a time by scanning circuit 28 so that exposure data from each cell 22 can be read by read-out circuit 30 .
- Each cell 22 can independently measure an intensity of radiation received at its surface and thus the exposure data read-out can provide one pixel of information in an image 24 to be displayed on a display 26 normally viewed by the user.
- a bias circuit 32 can control a bias voltage to the cells 22 .
- Each of the bias circuit 32 , the scanning circuit 28 , and the read-out circuit 30 can communicate with an acquisition control and image processing circuit 34 that can coordinate operations of the circuits 30 , 28 and 32 , for example, by use of an electronic processor (not shown).
- the acquisition control and image processing circuit 34 can also control the examination procedure, and the X-ray tube 14 , turning it on and off and controlling the tube current and thus the fluence of X-rays in beam 16 and/or the tube voltage and hence the energy of the X-rays in beam 16 .
- the acquisition control and image processing circuit 34 can provide image data to the display 26 , based on the exposure data provided by each cell 22 .
- acquisition control and image processing circuit 34 can manipulate the image data, store raw or processed image data (e.g., at a local or remotely located memory) or export the image data.
- Examples of image sensing elements used in image sensing arrays 12 include various types of photoelectric conversion devices (e.g., photosensors) such as photodiodes (P-N or PIN diodes), photo-capacitors (MIS), or photoconductors.
- Examples of switching elements used for signal read-out include exemplary embodiments of thin-film transistors described herein, MOS transistors, bipolar transistors, or FETs.
- incident X-ray photons are down-converted to lower energy photons, which can be subsequently converted to electron-hole pairs within a-Si NIP photodiodes.
- the pixel charge capacity of the photodiodes can be a product of the bias voltage and the photodiode capacitance.
- a reverse bias voltage is applied to the bias lines to create an electric field (e.g., and hence a depletion region) across the photodiodes and enhance charge collection efficiency.
- the image signal can be integrated by the photodiodes while the associated TFTs are held in a non-conducting (“off”) state, for example, by maintaining the gate lines at a negative voltage.
- a radiographic imaging array can be read out by sequentially switching rows of the TFTs to a conducting state using TFT gate control circuitry.
- a row of pixels is switched to a conducting (“on”) state, for example by applying a positive voltage to the corresponding gate line, charge from those pixels can be transferred along data lines and integrated by external charge-sensitive amplifiers.
- the row can then be switched back to a non-conducting state, and the process is repeated for each row until the entire array has been read out.
- the signal outputs from the external charge-sensitive amplifiers can be transferred to an analog-to-digital converter (ADC) by a parallel-to-serial multiplexer, subsequently yielding a digital image.
- ADC analog-to-digital converter
- the imaging mode described above applies to static radiographic imaging applications, in which isolated single exposures are obtained.
- a second operating mode would apply to dynamic imaging applications, in which the radiographic exposure is continuous, such as fluoroscopy.
- the photodiode reset (a) and the exposure period (b) may be eliminated.
- the photodiodes are continuously exposed and the charge readout is also performed continuously, with the readout also serving to reset both photodiode and the capacitor.
- Exemplary embodiments of radiographic imaging, apparatus, radiographic imaging methods and/or methods for making the same described herein provide various advantages.
- exemplary embodiments and/or electronic semiconductor devices resulting therefrom can reduce photolithography mask counts or photolithography mask steps for TFT devices, require lower alignment tolerances between the TFT electrodes, use a reduced thickness active layer in TFT devices and/or provide a means of fabricating TFT with very thin active layer.
- passive pixel architecture that can include a photosensor and a single TFT for the DR imaging array
- various passive pixel structures can be used including but not limited to 2 TFTs, 3 TFTs, or more TFTs with at least one photosensor can be used for the pixel described herein.
- Exemplary embodiments herein can be applied to digital radiographic imaging panels that use an array of pixels comprising an X-ray absorbing photoconductor and a readout circuit (e.g., direct detectors). Since the X-rays are absorbed in the photoconductor, no separate scintillating screen is required.
- a readout circuit e.g., direct detectors
- NDT non-destructive testing
- digital radiographic imaging detectors can include thin-film elements such as but not limited to thin-film photosensors and thin-film transistors.
- Thin film circuits can be fabricated from deposited thin films on insulating substrates as known to one skilled in the art of radiographic imaging.
- Exemplary thin-film circuits can include a-IGZO devices such as a-IGZO TFTs or a-Si devices such as a-Si PIN diodes, Schottky diodes, MIS photocapacitors, and be implemented using amorphous semiconductor materials, polycrystalline semiconductor materials such as metal oxide semiconductors.
- Certain exemplary embodiments herein can be applied to digital radiographic imaging arrays where switching elements include thin-film devices including at least one semiconductor layer.
- Certain exemplary embodiments herein can be applied to digital radiographic imaging arrays where the DR detector is a flat panel detector, a curved detector or a detector including a flexible imaging substrate.
- Embodiments of radiographic imaging systems and/methods described herein contemplate methods and program products on any computer readable media for accomplishing its operations.
- Certain exemplary embodiments according can be implemented using an existing computer processor, or by a special purpose computer processor incorporated for this or another purpose or by a hardwired system.
- a computer program with stored instructions that perform on image data accessed from an electronic memory can be used.
- a computer program implementing embodiments herein can be utilized by a suitable, general-purpose computer system, such as a personal computer or workstation.
- a suitable, general-purpose computer system such as a personal computer or workstation.
- Computer program for performing method embodiments or apparatus embodiments may be stored in various known computer readable storage medium (e.g., disc, tape, solid state electronic storage devices or any other physical device or medium employed to store a computer program), which can be directly or indirectly connected to the image processor by way of the internet or other communication medium.
- Computer-accessible storage or memory can be volatile, non-volatile, or a hybrid combination of volatile and non-volatile types.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Materials Engineering (AREA)
- Nanotechnology (AREA)
- Chemical & Material Sciences (AREA)
- Thin Film Transistor (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
- The invention relates generally to the field of radiation conversion apparatus, and in particular to medical radiographic imaging and digital radiographic (DR) detectors, and more particularly to fabrication processes for thin-film transistors (TFTs) using non-single crystalline semiconductor materials such as disordered metal-oxide semiconductor as an active layer.
- Thin-film transistors (TFT) are used as one of the fundamental building blocks for current large-area electronics. Amorphous silicon (a-Si) TFTs usually serve as electrical switches for large-area liquid-crystal displays (LCD) and large-area flat-panel imagers (FPD); they are well known in the art of large-area electronics fabrication. A typical TFT has three terminals: gate, source, and drain. A majority of the charge carriers flow between the source and drain terminal through a semiconducting layer (referred to as an active layer). The degree of conduction of the semiconducting layer between the source and drain terminal is controlled by the potential of the gate terminal. The source and drain terminal is usually identified by the type carrier responsible for the main conduction current flow. Further, the TFTs can be made geometrically symmetric and therefore the distinction between source and drain is only made by its electrical potential difference and the type of charge carrier the transistor uses for conduction. Therefore, the two terminals are often referred together as the source/drain (SD) terminals. For the purpose of this application, the source and drain terminals are not separately identified to be distinct, but that is not intended to limit the scope of the application.
- For large size radiographic imaging arrays, TFTs are typically used as a switching element in pixels within a radiographic imaging array. To those of ordinary skill in the art, it is immediately evident that there are numerous other possible choices for the switching elements as well as types of materials that can compose the elements. There is a need to improve performance characteristics of TFTs included in large-size radiographic imaging arrays, digital radiographic (DR) detectors and methods for using the same.
- An aspect of this application is to advance the art of medical digital radiography.
- Another aspect of this application to address in whole or in part, at least the foregoing and other deficiencies in the related art.
- It is another aspect of this application to provide in whole or in part, at least the advantages described herein.
- An aspect of this application is to provide methods and/or apparatus to address and/or reduce disadvantages caused by the use of portable (e.g., wireless) digital radiography (DR) detectors and/or radiography imaging apparatus using the same.
- An aspect of this application is to provide radiographic imaging apparatus and/or methods for making the same that can reduce a number of processing operations or use a lower photolithography mask count in a fabrication process for TFT.
- An aspect of this application is to provide radiographic imaging apparatus and/or methods that can use smaller alignment tolerances for TFTs or reduce alignment tolerances between TFT electrodes.
- An aspect of this application is to provide radiographic imaging apparatus fabrication process that can reduce photolithography mask counts or photolithography mask steps for TFT devices, require lower alignment tolerances between the TFT electrodes, and/or use a reduced thickness active layer in TFT devices.
- An aspect of this application to is to provide radiographic imaging methods and/or apparatus that can reduce parasitic capacitances than can hinder the dynamic performance of TFT devices used in a radiographic imaging array.
- In accordance with one embodiment, the present invention can provide a method of manufacturing a digital radiographic detector, the radiographic detector including an imaging array comprising a plurality of pixels arranged in rows and columns, each pixel including a photosensor configured to generate a signal based upon radiation received, the method can include forming an insulating substrate; forming a thin-film transistor in each of the plurality of pixels coupled to a photosensor, including, forming a metal-oxide semiconductor active layer and a gate insulator layer over the insulating substrate, patterning the gate insulator layer using a first photolithography mask, forming a conductive layer comprising metal over the gate insulator layer and selected exposed portions of the metal-oxide semiconductor active layer, patterning the conductive layer using a second photolithography mask to form control electrode, first electrode and second electrode, forming a protective layer over the electrodes and the exposed gate insulator layer, and patterning the protective layer using a third photolithography mask to expose a portion of the electrodes for electrical connection.
- In accordance with one embodiment, the present invention can provide a digital radiographic area detector that can include a housing configured to include an upper surface, a lower surface, and side surfaces to connect the upper surface and the lower surface; an insulating substrate inside the housing; an imaging device mounted inside the housing on the insulating substrate, the imaging device comprising a plurality of pixels, each pixel comprising at least one electrically chargeable photosensor and at least one thin-film transistor (TFT); a bias control circuit to provide a bias voltage to the photosensors for a portion of the imaging array; an address control circuit to control scan lines, where each of the scan lines is configured to extend in a first direction and is coupled to a plurality of pixels in the portion of the imaging array; and a signal sensing circuit connected to data lines, where each of the data lines is configured to extend in a second direction and is coupled to at least two pixels in the portion of the imaging array; where the at least one TFT comprises a metal oxide semiconductor active layer and a co-planar gate electrode, source electrode and drain electrode positioned in a single identical conductive metal layer.
- These objects are given only by way of illustrative example, and such objects may be exemplary of one or more embodiments of the invention. Other desirable objectives and advantages inherently achieved by the disclosed invention may occur or become apparent to those skilled in the art. The invention is defined by the appended claims.
- The foregoing and other objects, features, and advantages of the invention will be apparent from the following more particular description of the embodiments of the invention, as illustrated in the accompanying drawings.
- The elements of the drawings are not necessarily to scale relative to each other.
-
FIGS. 1A-1G are diagrams that show top-down views and cross-sectional views of processing operations for a conventional BCE inverted-staggered TFT architecture. -
FIG. 2 is a diagram that shows top-down views and cross-sectional views of another conventional BCE inverted-staggered TFT architecture. -
FIGS. 3A-3G are diagrams that show top-down views and cross-sectional views of processing operations for a conventional coplanar TFT architecture. -
FIGS. 4A-4E are diagrams that show top-down views and cross-sectional views of processing operations for a manufacturing method embodiment of a radiographic imaging array according to the application. -
FIGS. 5A-5B are diagrams that respectively show top-down views and cross-sectional views of processing operations for another manufacturing method embodiment of a radiographic imaging array according to the application. -
FIG. 6 is a diagram that shows a perspective view of a radiographic imaging apparatus including an area detector according to the application used for a radiographic procedure. - The following is a description of exemplary embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
- For simplicity and illustrative purposes, principles of the invention are described herein by referring mainly to exemplary embodiments thereof. However, one of ordinary skill in the art would readily recognize that the same principles are equally applicable to, and can be implemented in, all types of radiographic imaging arrays, various types of radiographic imaging apparatus and/or methods for using the same and that any such variations do not depart from the true spirit and scope of the application. Moreover, in the following description, references are made to the accompanying figures, which illustrate specific exemplary embodiments. Electrical, mechanical, logical and structural changes can be made to the embodiments without departing from the spirit and scope of the invention. In addition, while a feature of the invention may have been disclosed with respect to only one of several implementations/embodiments, such feature can be combined with one or more other features of other implementations/embodiments as can be desired and/or advantageous for any given or identifiable function. The following description is, therefore, not to be taken in a limiting sense and the scope of the invention is defined by the appended claims and their equivalents.
- Notwithstanding that the numerical ranges and parameters setting forth the broad scope of the invention are approximations, the numerical values set forth in the specific examples are reported as precisely as possible. Any numerical value, however, inherently contains certain errors necessarily resulting from the standard deviation found in their respective testing measurements. Moreover, all ranges disclosed herein are to be understood to encompass any and all sub-ranges subsumed therein. Where they are used, the terms “first”, “second”, and so on, do not necessarily denote any ordinal or priority relation, but may be used for more clearly distinguishing one element or time interval from another.
- There are a number of transistor architectures used for radiographic imaging and each has corresponding advantages. The most widely used TFT architecture in the large-area electronics industry is the back-channel etch (BCE) inverted-staggered TFT.
-
FIGS. 1A-1G shows a typical fabrication process of the BCE inverted-staggered TFT architecture. The BCE inverted-staggered TFT process is often used for fabricating hydrogenated amorphous silicon (a-Si:H) TFTs. The BCE inverted-staggered TFT architecture is sometimes referred to as the bottom-gate architecture because agate electrode 110 is formed in closer proximity to aninsulating substrate 100 than anactive semiconductor layer 130.FIGS. 1A-1G show device top views and device cross sections, respectively, for the described processing steps. CPL1 and CPL2 indicate the cutting-planes used for the cross-sections. CPL1 shows the device cross-sectional diagram for the TFT and the SD probe pads while CPL2 shows the cross-sectional diagram for the gate probe pad. - Referring to
FIG. 1A , a metal layer for thegate electrode 110 that controls the electrical conductivity of the active semiconductor island is first deposited on an electrically insulatingsubstrate 100. The metal layer is pattered by a photolithography mask as known in the art to form thegate electrode 110 and part of thegate probe pad 112 for the TFT gate terminal. The resulting structure is shown inFIG. 1A . - Referring to
FIG. 1B , an insulatinglayer 120, anactive semiconductor layer 130, and a contact layer (e.g., doped semiconductor layer) 140 are then consecutively deposited over thesubstrate 100 to cover the patternedgate electrode 110 and portions of thegate probe pad 112. This step is sometimes referred to as the “tri-layer deposition step” well known in the art. The depositedinsulator layer 120 is also referred to as the gate insulator layer or the gate dielectric layer. Theinsulator layer 120 is important as thegate electrode 110 must not be in direct contact with theactive semiconductor layer 130. One skilled in the art of TFT fabrication would also recognize the importance of consecutive deposition of the tri-layer structure to reduce or minimize interface defects between thelayers gate insulator layer 120 and theactive semiconductor layer 130 as the interface quality (e.g., interface defects) can significantly affect the performances of the resulting TFT. The resulting structure after this fabrication step is shown inFIG. 1B . For clarity, both theactive semiconductor layer 130 and thecontact layer 140 are omitted from the top view inFIG. 1B . - The
active semiconductor layer 130 and thedoped contact layer 140 are then patterned using a second photolithography mask to form the active semiconductor island as shown inFIG. 1C . The active semiconductor island is usually aligned to thegate electrode 110. For clarity, the dopedcontact layer 140 is omitted in the top view shown inFIG. 1C because the dopedcontact layer 140 edges overlap theactive semiconductor layer 130. At this stage, thegate insulator layer 120 can be patterned to open a probe pad window for thegate electrode 150 using a third photolithography mask as shown inFIG. 1D by the cross-section along CPL2. - Referring to
FIG. 1E , the source and drainelectrodes 160 of the TFT are then formed by depositing a second metal layer across the entire substrate covering previously formed features then followed by photolithography using a fourth mask. The source and drainprobe pads 162 are also formed during using the second metal layer as shown inFIG. 1E . The second metal layer is patterned such that near the region of the gateelectrode probe pad 112, metal also exists (e.g., remains) and completely covers the gate electrodeprobe pad window 150 to provide an electrical connection between the first patterned metal layer and the second patterned metal layer. The combination of the two metal layers (e.g., first patterned metal layer and the second patterned metal layer) forms the gateelectrode probe pad 112 as shown by cross-section along CPL2 inFIG. 1E . - After patterning the second metal layer to form the source and drain electrodes, a selective etch process is performed to completely remove the doped
contact layer 140 in regions not covered by the source drain metal, which includes the region between the source anddrain terminals 160 usually referred to as the channel region. To guarantee complete removal of the dopedcontact layer 140 in the channel region, theactive semiconductor layer 130 not covered by the source anddrain electrode 160 is partially etched as well thereby forming a shallow trench. The shallow trench in the channel region causes the thickness of the active semiconductor material underneath the source and drainelectrodes 160 to be different than the thickness of the active material in the channel region (and in other regions of the active island not covered by the second metal layer). This is as shown by cross-section along CPL1 inFIG. 1F and this selective etch process step is commonly referred to as BCE process; thus, giving the TFT architecture the name BCE inverted-staggered TFT. - Referring to
FIG. 1G , the resulting structure is often encapsulated by athick encapsulation layer 170 to prevent undesirable effects caused by ambient environmental conditions. Theencapsulation layer 170 is deposited across theentire substrate 100 covering previously formed features. Theencapsulation layer 170 also serves as a passivation layer to mediate damage caused by the BCE process. Since theencapsulation layer 170 is also an electrical insulator, portions of theencapsulation layer 170 must be removed in probe pad or contact window areas using a fifth photolithography mask in order to provide or obtain electrical contact with the TFT terminals. The resulting structure is shown inFIG. 1G where the gateprobe pad window 174 and source and drainprobe pad windows 172 are formed by etching away thepassivation layer 170 in these regions. At this point, the BCE inverted-staggered TFT fabrication process is complete and it is noted that a total of five photolithography masks are used. - Use of the third photolithography mask/step shown in
FIG. 1D can be optional when thegate dielectric material 120 can be etched along with thepassivation layer 170 etch. When the third photolithography mask is omitted and the gate electrode probepad contact window 174 is etched by the fifth photolithography mask, then resulting structure is shown inFIG. 2 . For the structure shown inFIG. 2 , the total number of photolithography masks is reduced to four. - The BCE TFT fabrication process introduces a number of constraints to the
active semiconductor layer 130 properties. The BCE TFT fabrication process sacrifices the flexibility of theactive semiconductor layer 130 options to reap the benefit of a reduced mask count. One constraint is the thickness of the active layer. When theactive layer 130 is too thin, there is only a small timing window during the BCE fabrication process before the active layer is completely etched though (e.g., in the channel region); under such circumstances no transistor action would occur for the fabricated structure. However, a thinneractive layer 130 is preferred because a thicker active layer can lead to higher resistances and/or reduce the apparent carrier mobility. Another constraint is the etch selectivity between theactive semiconductor layer 130 and the source/drain (SD) electrode metal layer material. For the BCE TFT fabrication process, the etch selectivity needs to be sufficiently high; otherwise, the active island material can be completely removed even prior to the BCE process during the patterning of the source and drain electrodes 160 (process step illustrated inFIG. 1E ). Thus, the BCE TFT fabrication process can not use metal oxide semiconductors, such as amorphous indium gallium zinc oxide (a-IGZO) as theactive layer 130. Since a-IGZO reacts with many metal etchants, a desired high etch selectivity can not be achieved during the patterning for the source and drain metal layer. To address the high etch selectivity requirement, an additional protective layer can be introduced prior to the patterning of the SD electrode metal. The additional protective layer is also often referred to as an etch-stopper (ES) layer because it operates to reduce or prevent the etching agent used for patterning the SD metal from attacking theactive layer 130. However, for the inverted-staggered TFT architectures, the introduction of the ES layer requires the use of at least one additional photolithography mask to pattern the ES layer. Another constraint placed by the BCE fabrication process is that theactive semiconductor layer 130 must be sufficiently thick. The thickness of theactive semiconductor layer 130 not only must allow for process tolerances during the back-channel etch, but also must ensure satisfactory step coverage over the topology introduced by theunderlying gate electrode 110. - The constraint issues described above can be avoided using a coplanar TFT architecture. For coplanar TFTs, the
active semiconductor layer 130 is formed prior to forming thegate electrode 110. Forming theactive semiconductor layer 130 before thegate electrode 110 can avoid theactive semiconductor layer 130 having to traverse through the topology introduced by thegate electrode 110. Further, the insulator layers deposited prior to metal patterning can also function as an ES layer, which can relax the constraints placed on theactive layer 130. To illustrate this, a typical coplanar metal oxide TFT process is shownFIGS. 3A-3F . - Referring to
FIG. 3A , theactive layer 130, thegate insulator layer 120, and thegate metal layer 300, are initially deposited over an insulatingsubstrate 100. The resulting structure after this fabrication step is shown inFIG. 3A . The three deposited layers are omitted in the top-down view inFIG. 3A for clarity. Then, using a first photolithography mask, thegate metal layer 300 is patterned to form thegate electrode 110 and thegate probe pad 112. The resulting structure after this fabrication step is shown inFIG. 3B . Since thegate insulator layer 120 is covering theactive layer 130 completely during the formation of thegate electrode 110, the active layer material is not attacked by the etching agent for thegate metal layer 300. Theactive layer 130 and thegate insulator layer 120 are again omitted in the top view inFIG. 3B for clarity because they both cover the entire insulatingsubstrate 100. - Referring to
FIG. 3C , thegate insulator layer 120 is patterned using a self-aligned process, which exposes theactive layer material 130 in areas not covered by thegate metal material 300. The resulting structure after this fabrication step is shown inFIG. 3C where theactive layer 130 covering the entire insulatingsubstrate 100 is omitted in the top view. Then, using a second photolithography mask, theactive layer 130 is patterned to form the transistor active island. The resulting structure after this fabrication step is shown inFIG. 3D . The active layer is then protected by depositing apassivation layer 320 across theentire substrate 100 covering all the previously formed features. Thepassivation layer 320 must be electrically insulating as otherwise, thepassivation layer 320 would form an electrical connection between thegate electrode 110 and the active island. Then, thepassivation layer 320 is patterned using a third photolithography mask to opencontact windows 310 for preparation in connecting the source and drainelectrodes 160 to theactive layer 130 and to open gateprobe pad window 150. The resulting structure after this fabrication step is shown inFIG. 3E . - Next, referring to
FIG. 3F , the source and drain metal layer is deposited across theentire substrate 100 covering all the previously formed features. This metal layer is then patterned using the fourth photolithography mask to form the source and drainelectrodes 160, and the source and drainprobe pads 162. Similar to the inverted-staggered TFT architecture, a portion of this metal layer is also left covering the gateprobe pad window 150 after patterning. The source and drain electrode metal and the gate electrode metal are electrically connected and together referred to as thegate probe pad 112. The resulting structure after this fabrication step is shown inFIG. 3F . Finally, ablanket passivation layer 170 is formed over thesubstrate 100 covering all the previously formed features. Thepassivation layer 170 must also be electrically insulating because otherwise the source anddrain terminals 160 would be electrically connected and no transistor action would occur for the fabricated features. In order to make electrical contact to the gate, source, and drain terminals of the coplanar TFT, the electrically insulatinglayer 170 is patterned by a fifth photolithography mask to open contact windows for the source and drainprobe pad windows 172 and the gateprobe pad window 174. The resulting structure after this fabrication step is shown inFIG. 3G . At this point, the fabrication process is complete and a total of five photolithography masks used. As shown in the cross-sectional view ofFIG. 3G , since the remainingactive layer 130 conforms to thesubstrate 100 surface, the remainingactive layer 130 is not subjected to any step covering issue (e.g., caused by the gate electrode 110) as in the inverted-staggered TFT architecture. Since thesubstrate 100 surface is also relatively smooth and planar, excellent uniformity in the remainingactive layer 130 can be achieved, which directly leads to the ability to deposit thinner active layer material, especially in large area arrays. The ability to deposit thinner active layer material is further aided in the coplanar TFT by the absence of the BCE process for theactive layer 130. However, compared with the inverted-staggered TFT architecture shown inFIG. 2 , the coplanar TFT architecture shown inFIG. 3G requires one additional mask. the additional mask requirement is caused by the via windows used to contact and electrically connect the source and drainelectrodes 160 to theactive layer 130. - There is a general desire to reduce the number of photolithography masks required in fabrication processes because reducing the number of masks can variously cause the reduction of manufacturing costs. The reduction of manufacturing cost stems from several aspects of the fabrication process. First, the reduction of photolithography masks often leads to the reduction of processing operations or processing steps. As each processing operation requires certain amount of time, reducing the number of operations required can lead to more devices fabricated per unit time, which significantly impacts/reduces the manufacturing cost especially when fabricating in large volumes. Second, it is well known in the TFT fabrication art that prescribed amount or a certain amount of miss-alignment is expected and occurs between photolithography steps. Therefore, the photolithography masks are designed with an alignment margin (e.g., built in tolerances) sufficient to handle the misalignment and ensure device functionality. Design rules are commonly used to refer to feature spacing tolerance within a photolithographic mask or alignment margins in a photolithographic mask sufficient to address and ensure device operability (e.g., electrical contact/insulation between features formed by different masks) between separate photolithography operations in manufacturing a resulting device. As the number of photolithography steps or photolithography masks increase, the total amount of misalignment margin, or acceptable tolerance to misalignment that still yields functional devices, can also increase, which can cause larger TFT and/or resulting device size. Reduction in the mask count can cause the reduction of total alignment tolerances required and may consequently lead to smaller TFT and/or resulting device areas. Since smaller device area leads to more devices fabricated per unit area, manufacturing cost can be lowered by not only reduction in time allocated for the mask alignment, but also smaller total alignment tolerance. Misalignment of the photolithography masks also increases the number of non-functional devices, which reduces the manufacturing yield. The probability of mask misalignment increases with higher mask count; therefore, reducing the mask count also improves manufacturing yield, which can further reduce of manufacturing cost.
- In certain exemplary embodiments, an
active layer 430 material can be amorphous indium gallium zinc oxide (a-IGZO) semiconductor. To those of ordinary skill in the art, it is evident that there are numerous other possible choices for theactive layer 430 material as well as types of materials of which the active layer can be composed and/or include. One of ordinary skill in the art would readily recognize that the same principles are equally applicable to, and can be implemented in, all types of radiographic imaging arrays and/or methods therefore and that any such variations do not depart from the true spirit and scope of exemplary embodiments according to the application. -
FIG. 4A toFIG. 4E illustrate top-down views and cross-sectional views of selected processing operations, respectively, for some exemplary method embodiments of forming a thin-film transistor. As shown inFIGS. 4A-4E , CPL1 and CPL2 are cutting-planes lines used to indicate where device cross-sections are drawn. CPL1 illustrates device cross-sectional diagram positions for the TFT and the SD probe pads, and CPL2 illustrates cross-sectional diagram positions for the gate probe pad. For some top-down views inFIGS. 4A-4E , layers are omitted for clarity when the layers are deposited across the entire device or an entire substrate. The cross-sectional views inFIGS. 4A-4E , however, still illustrate the layers omitted for some top-down views. - In one exemplary embodiment, referring to
FIG. 4A , a process can commence with the deposition of anactive layer 430 and agate insulator layer 420 on top of/over an insulatingsubstrate 400. In one embodiment, theactive layer 430 can be an a-IGZO layer. The gate insulator layer can be an insulating layer such as those comprised of silicon dioxide (SiO2) or multiple layers of electrically insulating material such as amorphous silicon nitride (a-SiN), or combinations thereof. The insulating substrate can be a single or multiple layers of materials such as, but not limited to, glass, polyimide, plastic or the like. - Exemplary active layers (e.g., active layer 430) used in certain exemplary TFT embodiments can also be composed of a layer of metal-oxide semiconductor or multiple layers of metal-oxide semiconductor. Exemplary active layers (e.g., active layer 430) can also include various types of metal oxide-based semiconductor materials. Further, amorphous or polycrystalline oxide-based semiconductor materials can be used for the active layers. Any conductive semiconductor material that is sensitive to metal etch can be used for the active layers described herein (e.g., active layer 430).
- The surface (e.g., the insulating layer 400) adjacent to the
active layer 430 can be planar and/or can have relatively low surface roughness. Thegate insulator layer 420 and theactive layer 430 can preferably be formed consecutively without breaking vacuum, which can improve an interface quality and consequently, can improve electrical properties of the TFT. As shown inFIG. 4B , using a first photolithography mask, thegate insulator layer 420 can be patterned. The patteredinsulator layer 420 can function not only as an etch-stopper, but also function as a gate dielectric. The resulting configuration features can be shown inFIG. 4B . - As shown in
FIG. 4C , ametal layer 450 can be deposited over theentire substrate 400, covering all the previously formed features; this is shown inFIG. 4C . Themetal layer 450 can provide materials used for the gate electrode 410, but also used for source and drainelectrodes 460 as well as materials used for correspondinggate probe pads 412 and source and drainprobe pads 462. Themetal layer 450 can be a combination of a metal layer or multiple metal layers together with various elements to improve layer/performance characteristics such as conductivity. - As shown in
FIG. 4D , themetal layer 450 can then be patterned using a second photolithography mask to form the gate electrode 410, the source and drainelectrodes 460, thegate probe pad 412, and the source and drainprobe pads 462. Since the etchant for themetal layer 450 also sufficiently attacks the metaloxide semiconductor layer 430, regions of theactive layer 430 not covered by the etch-stopper and themetal material 450 can both be removed (e.g., completely) during the second photolithography mask patterning process. The resulting configuration features can be shown inFIG. 4D . - Then, a protective layer (e.g., passivation layer) 470 can be formed across the
entire substrate 400, covering all the previously formed features. Thepassivation layer 470 can preferably be electrically insulating since otherwise, thepassivation layer 470 would electrically connect the terminals of the TFT, rendering the device non-functional or inoperative. In certain exemplary embodiments, to provide electrical coupling or contact the TFT terminals, a third photolithography mask can be used to open the probe pad windows for the source anddrain terminals 472, as well as thegate terminals 474. The resulting configuration features can be shown inFIG. 4E . Compared to the inverted staggered TFT architecture described herein inFIGS. 1A-1G and the coplanar TFT architecture described herein inFIGS. 3A-3G , which each use five photolithography masks, certain exemplary embodiments described herein can use only three photolithography masks. - In addition to reduced photolithography mask count, certain exemplary embodiments described herein can also allow or provide for tighter tolerances for misalignment. Exemplary embodiments can provide tighter tolerances at least because all transistor electrodes or all three TFT electrodes can be patterned using a single or the same photolithography mask. Further, since alignment tolerances between different photolithography masks or patterning operations can be larger than the spacing tolerance for a single photolithography mask or patterning operation, at least spacing between the electrodes of a transistor can be made much smaller.
- In some exemplary embodiments, an active material (e.g., active layer 430) can be very sensitive to processing conditions and sometimes, contaminants from the
substrate 400 can migrate into the active layer causing undesirable effects.FIGS. 5A-5B are diagrams that respectively illustrate top-down views and cross-sectional views of selected processing operations for another exemplary method embodiment of forming a thin-film transistor for a radiographic imaging array of a DR detector. As shown inFIG. 5A , asuitable barrier layer 500 can be inserted between the insulatingsubstrate 400 and theactive layer 430.FIG. 5A shows a processing operation where thebarrier layer 500, theactive layer 430, and thegate insulator layer 420 can be deposited consecutively on the insulating substrate before patterning thegate insulator layer 420. The barrier layer can also be composed of, for example, SiO2, which not only provides good interface properties with theactive layer 430 but also can reduce or prevent diffusion of unwanted contaminants from the insulatingsubstrate 400 into theactive layer 430. After similar process operations disclosed with respect toFIGS. 4A-4E are performed, the resulting configuration features are shown inFIG. 5B . - Embodiments of radiographic imaging systems, radiographic detectors and/or methods for using the same have various advantages. For example, embodiments can provide TFT for radiographic imaging apparatus having increased or improved performance characteristics.
-
FIG. 6 is a diagram that shows a perspective view of an exemplary radiographic area detector configured to include rows and columns of detector cells in position to receive X-rays passing through a patient during a radiographic procedure. As shown inFIG. 6 , anX-ray system 10 that can use anarea array 12 can include anX-ray tube 14 collimated to provide anarea X-ray beam 16 passing through anarea 18 of apatient 20. Thebeam 16 can be attenuated along its many rays by the internal structure of the patient 20 to then be received by thedetector array 12, which can include certain exemplary embodiments of a thin-film transistor described herein, and that can extend generally over a prescribed area (e.g., a plane) perpendicular to the central ray of the X-ray beam 16 (e.g., normal medical imaging operations). - The
array 12 can be divided into a plurality ofindividual cells 22 that can be arranged rectilinearly in columns and rows. As will be understood to those of ordinary skill in the art, the orientation of the columns and rows is arbitrary, however, for clarity of description it will be assumed that the rows extend horizontally and the columns extend vertically. - In exemplary operations, the rows of
cells 22 can be scanned one (or more) at a time by scanningcircuit 28 so that exposure data from eachcell 22 can be read by read-out circuit 30. Eachcell 22 can independently measure an intensity of radiation received at its surface and thus the exposure data read-out can provide one pixel of information in animage 24 to be displayed on adisplay 26 normally viewed by the user. Abias circuit 32 can control a bias voltage to thecells 22. - Each of the
bias circuit 32, thescanning circuit 28, and the read-out circuit 30 (e.g., Read Out Integrated Circuits (ROICs)), can communicate with an acquisition control andimage processing circuit 34 that can coordinate operations of thecircuits image processing circuit 34, can also control the examination procedure, and theX-ray tube 14, turning it on and off and controlling the tube current and thus the fluence of X-rays inbeam 16 and/or the tube voltage and hence the energy of the X-rays inbeam 16. - The acquisition control and
image processing circuit 34 can provide image data to thedisplay 26, based on the exposure data provided by eachcell 22. Alternatively, acquisition control andimage processing circuit 34 can manipulate the image data, store raw or processed image data (e.g., at a local or remotely located memory) or export the image data. - Examples of image sensing elements used in
image sensing arrays 12 include various types of photoelectric conversion devices (e.g., photosensors) such as photodiodes (P-N or PIN diodes), photo-capacitors (MIS), or photoconductors. Examples of switching elements used for signal read-out include exemplary embodiments of thin-film transistors described herein, MOS transistors, bipolar transistors, or FETs. - In an exemplary a-IGZO based indirect flat panel imager, incident X-ray photons are down-converted to lower energy photons, which can be subsequently converted to electron-hole pairs within a-Si NIP photodiodes. The pixel charge capacity of the photodiodes can be a product of the bias voltage and the photodiode capacitance. In general, a reverse bias voltage is applied to the bias lines to create an electric field (e.g., and hence a depletion region) across the photodiodes and enhance charge collection efficiency. The image signal can be integrated by the photodiodes while the associated TFTs are held in a non-conducting (“off”) state, for example, by maintaining the gate lines at a negative voltage. A radiographic imaging array can be read out by sequentially switching rows of the TFTs to a conducting state using TFT gate control circuitry. When a row of pixels is switched to a conducting (“on”) state, for example by applying a positive voltage to the corresponding gate line, charge from those pixels can be transferred along data lines and integrated by external charge-sensitive amplifiers. After data is read out, the row can then be switched back to a non-conducting state, and the process is repeated for each row until the entire array has been read out. The signal outputs from the external charge-sensitive amplifiers can be transferred to an analog-to-digital converter (ADC) by a parallel-to-serial multiplexer, subsequently yielding a digital image.
- The imaging mode described above applies to static radiographic imaging applications, in which isolated single exposures are obtained. A second operating mode would apply to dynamic imaging applications, in which the radiographic exposure is continuous, such as fluoroscopy. In this operating mode the photodiode reset (a) and the exposure period (b) may be eliminated. The photodiodes are continuously exposed and the charge readout is also performed continuously, with the readout also serving to reset both photodiode and the capacitor.
- Exemplary embodiments of radiographic imaging, apparatus, radiographic imaging methods and/or methods for making the same described herein provide various advantages. For example, exemplary embodiments and/or electronic semiconductor devices resulting therefrom can reduce photolithography mask counts or photolithography mask steps for TFT devices, require lower alignment tolerances between the TFT electrodes, use a reduced thickness active layer in TFT devices and/or provide a means of fabricating TFT with very thin active layer.
- Although embodiments of the application have been shown with a passive pixel architecture that can include a photosensor and a single TFT for the DR imaging array, various passive pixel structures can be used including but not limited to 2 TFTs, 3 TFTs, or more TFTs with at least one photosensor can be used for the pixel described herein.
- Exemplary embodiments herein can be applied to digital radiographic imaging panels that use an array of pixels comprising an X-ray absorbing photoconductor and a readout circuit (e.g., direct detectors). Since the X-rays are absorbed in the photoconductor, no separate scintillating screen is required.
- It should be noted that while the present description and examples are primarily directed to radiographic medical imaging of a human or other subject, embodiments of apparatus and methods of the present application can also be applied to other radiographic imaging applications. This includes applications such as non-destructive testing (NDT), for which radiographic images may be obtained and provided with different processing treatments in order to accentuate different features of the imaged subject.
- In certain exemplary embodiments, digital radiographic imaging detectors can include thin-film elements such as but not limited to thin-film photosensors and thin-film transistors. Thin film circuits can be fabricated from deposited thin films on insulating substrates as known to one skilled in the art of radiographic imaging. Exemplary thin-film circuits can include a-IGZO devices such as a-IGZO TFTs or a-Si devices such as a-Si PIN diodes, Schottky diodes, MIS photocapacitors, and be implemented using amorphous semiconductor materials, polycrystalline semiconductor materials such as metal oxide semiconductors. Certain exemplary embodiments herein can be applied to digital radiographic imaging arrays where switching elements include thin-film devices including at least one semiconductor layer. Certain exemplary embodiments herein can be applied to digital radiographic imaging arrays where the DR detector is a flat panel detector, a curved detector or a detector including a flexible imaging substrate.
- Embodiments of radiographic imaging systems and/methods described herein contemplate methods and program products on any computer readable media for accomplishing its operations. Certain exemplary embodiments according can be implemented using an existing computer processor, or by a special purpose computer processor incorporated for this or another purpose or by a hardwired system.
- Consistent with exemplary embodiments, a computer program with stored instructions that perform on image data accessed from an electronic memory can be used. As can be appreciated by those skilled in the image processing arts, a computer program implementing embodiments herein can be utilized by a suitable, general-purpose computer system, such as a personal computer or workstation. However, many other types of computer systems can be used to execute computer programs implementing embodiments, including networked processors. Computer program for performing method embodiments or apparatus embodiments may be stored in various known computer readable storage medium (e.g., disc, tape, solid state electronic storage devices or any other physical device or medium employed to store a computer program), which can be directly or indirectly connected to the image processor by way of the internet or other communication medium. Those skilled in the art will readily recognize that the equivalent of such a computer program product may also be constructed in hardware. Computer-accessible storage or memory can be volatile, non-volatile, or a hybrid combination of volatile and non-volatile types.
- It will be understood that computer program products implementing embodiments of this application may make use of various image manipulation algorithms and processes that are well known. It will be further understood that computer program products implementing embodiments of this application may embody algorithms and processes not specifically shown or described herein that are useful for implementation. Such algorithms and processes may include conventional utilities that are within the ordinary skill of the image processing arts. Additional aspects of such algorithms and systems, and hardware and/or software for producing and otherwise processing the images or co-operating with computer program product implementing embodiments of this application, are not specifically shown or described herein and may be selected from such algorithms, systems, hardware, components and elements known in the art.
- While the invention has been illustrated with respect to one or more implementations, alterations and/or modifications can be made to the illustrated examples without departing from the spirit and scope of the appended claims.
- The term “at least one of” is used to mean one or more of the listed items can be selected. The term “about” indicates that the value listed can be somewhat altered, as long as the alteration does not result in nonconformance of the process or structure to the illustrated embodiment. Finally, “exemplary” indicates the description is used as an example, rather than implying that it is an ideal. Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only. The scope of the invention is indicated by the appended claims, and all changes that come within the meaning and range of equivalents thereof are intended to be embraced therein.
Claims (19)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/547,432 US9048160B2 (en) | 2012-07-12 | 2012-07-12 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
PCT/US2013/049675 WO2014011607A1 (en) | 2012-07-12 | 2013-07-09 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
CN201380037104.3A CN104471712A (en) | 2012-07-12 | 2013-07-09 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
EP13817236.6A EP2873097B1 (en) | 2012-07-12 | 2013-07-09 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
CN201810667128.1A CN108550601B (en) | 2012-07-12 | 2013-07-09 | Radiographic imaging array fabrication process for metal oxide thin film transistors with reduced mask count |
US14/696,981 US9911771B2 (en) | 2012-07-12 | 2015-04-27 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/547,432 US9048160B2 (en) | 2012-07-12 | 2012-07-12 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/696,981 Continuation US9911771B2 (en) | 2012-07-12 | 2015-04-27 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140014847A1 true US20140014847A1 (en) | 2014-01-16 |
US9048160B2 US9048160B2 (en) | 2015-06-02 |
Family
ID=49913161
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/547,432 Active 2032-08-20 US9048160B2 (en) | 2012-07-12 | 2012-07-12 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
US14/696,981 Expired - Fee Related US9911771B2 (en) | 2012-07-12 | 2015-04-27 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/696,981 Expired - Fee Related US9911771B2 (en) | 2012-07-12 | 2015-04-27 | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count |
Country Status (4)
Country | Link |
---|---|
US (2) | US9048160B2 (en) |
EP (1) | EP2873097B1 (en) |
CN (2) | CN104471712A (en) |
WO (1) | WO2014011607A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150160352A1 (en) * | 2011-12-31 | 2015-06-11 | Carestream Health, Inc. | Radiographic detector with rapid power-up, imaging apparatus and methods using the same |
WO2016168151A1 (en) * | 2015-04-13 | 2016-10-20 | Carestream Health, Inc. | Reduction of tft instabiltity in digital x-ray detectors |
WO2017099918A1 (en) * | 2015-12-09 | 2017-06-15 | Dpix, Llc | Top gate metal oxide thin film transistor switching device for imaging applications |
US20220199848A1 (en) * | 2020-12-18 | 2022-06-23 | Lg Display Co., Ltd. | Array substrate, digital x-ray detector including the same, and method for manufacturing the same |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10136075B2 (en) * | 2014-12-17 | 2018-11-20 | Carestream Health, Inc. | Compensation circuit for an x-ray detector |
CN108640080B (en) * | 2018-04-09 | 2020-10-02 | 上海集成电路研发中心有限公司 | Method for forming metal electrode of detector |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090021661A1 (en) * | 2006-11-24 | 2009-01-22 | Shinzo Tsuboi | Thin-film transistor, thin-film transistor producing method, and display apparatus |
US7790487B2 (en) * | 2008-05-09 | 2010-09-07 | Au Optronics Corp. | Method for fabricating photo sensor |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3413084B2 (en) * | 1997-11-20 | 2003-06-03 | キヤノン株式会社 | Radiation imaging apparatus and imaging method |
JP3636949B2 (en) * | 1999-10-25 | 2005-04-06 | 日本電気株式会社 | Thin film transistor manufacturing method |
KR100307456B1 (en) | 1999-12-08 | 2001-10-17 | 김순택 | Method for manufacturing Thin Film Transistor |
KR100544115B1 (en) | 2000-12-07 | 2006-01-23 | 삼성에스디아이 주식회사 | Method for manufacturing thin film transistor |
KR100699987B1 (en) * | 2001-08-06 | 2007-03-26 | 삼성에스디아이 주식회사 | Flat Panel Display device having high capacitance and Method for Fabricating the same |
KR20060079958A (en) * | 2005-01-04 | 2006-07-07 | 삼성전자주식회사 | Silicon thin film transistor |
KR100753635B1 (en) | 2005-06-28 | 2007-09-28 | 네오폴리((주)) | Method of Fabricating Thin Film Transistor Having LDD Structure Using MILC |
GB0514998D0 (en) * | 2005-07-21 | 2005-08-31 | E2V Tech Uk Ltd | Sensor with trigger pixels for imaging of pulsed radiation |
KR101406889B1 (en) * | 2007-12-24 | 2014-06-13 | 삼성디스플레이 주식회사 | Thin Film Transistor And Method of Manufacturing The Same |
US8213573B2 (en) * | 2010-04-20 | 2012-07-03 | General Electric Company | System and method for monitoring X-rays received by a portable imaging detector |
JP5606787B2 (en) * | 2010-05-18 | 2014-10-15 | 富士フイルム株式会社 | Thin film transistor manufacturing method, thin film transistor, image sensor, X-ray sensor, and X-ray digital imaging apparatus |
-
2012
- 2012-07-12 US US13/547,432 patent/US9048160B2/en active Active
-
2013
- 2013-07-09 EP EP13817236.6A patent/EP2873097B1/en active Active
- 2013-07-09 CN CN201380037104.3A patent/CN104471712A/en active Pending
- 2013-07-09 WO PCT/US2013/049675 patent/WO2014011607A1/en active Application Filing
- 2013-07-09 CN CN201810667128.1A patent/CN108550601B/en active Active
-
2015
- 2015-04-27 US US14/696,981 patent/US9911771B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090021661A1 (en) * | 2006-11-24 | 2009-01-22 | Shinzo Tsuboi | Thin-film transistor, thin-film transistor producing method, and display apparatus |
US7790487B2 (en) * | 2008-05-09 | 2010-09-07 | Au Optronics Corp. | Method for fabricating photo sensor |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150160352A1 (en) * | 2011-12-31 | 2015-06-11 | Carestream Health, Inc. | Radiographic detector with rapid power-up, imaging apparatus and methods using the same |
US9291720B2 (en) * | 2011-12-31 | 2016-03-22 | Carestream Health, Inc. | Radiographic detector with rapid power-up, imaging apparatus and methods using the same |
WO2016168151A1 (en) * | 2015-04-13 | 2016-10-20 | Carestream Health, Inc. | Reduction of tft instabiltity in digital x-ray detectors |
US10147749B2 (en) | 2015-04-13 | 2018-12-04 | Carestream Health, Inc. | Reduction of TFT instability in digital x-ray detectors |
US10396110B2 (en) | 2015-04-13 | 2019-08-27 | Carestream Health, Inc. | Reduction of TFT instability in digital X-ray detectors |
WO2017099918A1 (en) * | 2015-12-09 | 2017-06-15 | Dpix, Llc | Top gate metal oxide thin film transistor switching device for imaging applications |
US20220199848A1 (en) * | 2020-12-18 | 2022-06-23 | Lg Display Co., Ltd. | Array substrate, digital x-ray detector including the same, and method for manufacturing the same |
US11817519B2 (en) * | 2020-12-18 | 2023-11-14 | Lg Display Co., Ltd. | Array substrate, digital x-ray detector including the same, and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN104471712A (en) | 2015-03-25 |
EP2873097A1 (en) | 2015-05-20 |
US20150236062A1 (en) | 2015-08-20 |
CN108550601A (en) | 2018-09-18 |
EP2873097B1 (en) | 2018-08-29 |
EP2873097A4 (en) | 2016-03-16 |
CN108550601B (en) | 2022-08-19 |
US9048160B2 (en) | 2015-06-02 |
WO2014011607A1 (en) | 2014-01-16 |
US9911771B2 (en) | 2018-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9911771B2 (en) | Radiographic imaging array fabrication process for metal oxide thin-film transistors with reduced mask count | |
EP2919269B1 (en) | Photosensor arrays for detection of radiation and process for the preparation thereof | |
JP3589954B2 (en) | Electromagnetic wave detector, image detector, and method of manufacturing electromagnetic wave detector | |
US8901562B2 (en) | Radiation imaging device, radiation imaging display system, and transistor | |
JP7361469B2 (en) | Device for radiation detection in digital imaging systems | |
WO2015141777A1 (en) | Light detection device | |
US20130264485A1 (en) | Method of manufacturing radiation detection apparatus, radiation detection apparatus, and radiation imaging system | |
KR101400282B1 (en) | Image sensor for x-ray and method of manufacturing the same | |
JP2013016772A (en) | Radiation imaging apparatus, radiation imaging display system, and transistor | |
US20210210535A1 (en) | Array substrate, manufacturing method thereof, flat panel detector and image apparatus | |
CN110945658A (en) | Apparatus for radiation detection in digital imaging system | |
KR101654140B1 (en) | X-ray detector with oxide semiconductor transistor | |
CN114388538A (en) | Detection substrate and flat panel detector | |
KR20190026312A (en) | Array substrate for x-ray detector, x-ray detector including the same and the manufacturing method thereof | |
JP2000156522A (en) | Photoelectric converter | |
US11735611B2 (en) | Drive backplane, manufacturing method thereof, detection substrate, and detection device | |
KR102517726B1 (en) | Array substrate for digital x-ray detector, digital x-ray detector including the same and the manufacturing method thereof | |
US20050082492A1 (en) | Image detector with tandem-gate TFT | |
CN112736104B (en) | Preparation method of flat panel detector | |
US7161640B2 (en) | Shield junction thin film transistor structure | |
CN112687714B (en) | Preparation method of flat panel detector | |
CN112951860B (en) | Preparation method of flat panel detector | |
CN114038868A (en) | Flat panel detector and manufacturing method thereof | |
CN116075942A (en) | Detection substrate and flat panel detector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CARESTREAM HEALTH, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, JEFF HSIN;MRUTHYUNJAYA, RAVI K.;TREDWELL, TIMOTHY J.;SIGNING DATES FROM 20120717 TO 20120719;REEL/FRAME:028860/0680 |
|
AS | Assignment |
Owner name: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, NEW YORK Free format text: AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT (FIRST LIEN);ASSIGNORS:CARESTREAM HEALTH, INC.;CARESTREAM DENTAL LLC;QUANTUM MEDICAL IMAGING, L.L.C.;AND OTHERS;REEL/FRAME:030711/0648 Effective date: 20130607 |
|
AS | Assignment |
Owner name: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, NEW YORK Free format text: SECOND LIEN INTELLECTUAL PROPERTY SECURITY AGREEMENT;ASSIGNORS:CARESTREAM HEALTH, INC.;CARESTREAM DENTAL LLC;QUANTUM MEDICAL IMAGING, L.L.C.;AND OTHERS;REEL/FRAME:030724/0154 Effective date: 20130607 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., ILLINOIS Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - TL;ASSIGNOR:CARESTREAM HEALTH, INC.;REEL/FRAME:061579/0341 Effective date: 20220930 Owner name: JPMORGAN CHASE BANK, N.A., ILLINOIS Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - ABL;ASSIGNOR:CARESTREAM HEALTH, INC.;REEL/FRAME:061579/0301 Effective date: 20220930 |
|
AS | Assignment |
Owner name: TROPHY DENTAL INC., NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (FIRST LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0441 Effective date: 20220930 Owner name: QUANTUM MEDICAL IMAGING, L.L.C., NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (FIRST LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0441 Effective date: 20220930 Owner name: CARESTREAM DENTAL LLC, GEORGIA Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (FIRST LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0441 Effective date: 20220930 Owner name: CARESTREAM HEALTH, INC., NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (FIRST LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0441 Effective date: 20220930 Owner name: TROPHY DENTAL INC., GEORGIA Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (SECOND LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0601 Effective date: 20220930 Owner name: QUANTUM MEDICAL IMAGING, L.L.C., NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (SECOND LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0601 Effective date: 20220930 Owner name: CARESTREAM DENTAL LLC, GEORGIA Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (SECOND LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0601 Effective date: 20220930 Owner name: CARESTREAM HEALTH, INC., NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY (SECOND LIEN);ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:061683/0601 Effective date: 20220930 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |