US20120223776A1 - Power supply controller for a multi-gain step rf power amplifier - Google Patents
Power supply controller for a multi-gain step rf power amplifier Download PDFInfo
- Publication number
- US20120223776A1 US20120223776A1 US13/038,068 US201113038068A US2012223776A1 US 20120223776 A1 US20120223776 A1 US 20120223776A1 US 201113038068 A US201113038068 A US 201113038068A US 2012223776 A1 US2012223776 A1 US 2012223776A1
- Authority
- US
- United States
- Prior art keywords
- power
- digital word
- power supply
- detected
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 6
- 238000001914 filtration Methods 0.000 claims 1
- 230000007423 decrease Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- 230000003121 nonmonotonic effect Effects 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
- H03F1/0216—Continuous control
- H03F1/0233—Continuous control by using a signal derived from the output signal, e.g. bootstrapping the voltage supply
- H03F1/0238—Continuous control by using a signal derived from the output signal, e.g. bootstrapping the voltage supply using supply converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
- H03F1/0244—Stepped control
- H03F1/0255—Stepped control by using a signal derived from the output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/207—A hybrid coupler being used as power measuring circuit at the output of an amplifier circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/393—A measuring circuit being coupled to the output of an amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/465—Power sensing
Definitions
- the present invention relates to a power supply controller for an RF power amplifier and, more particularly, to a power supply controller for a multi-gain step RF power amplifier.
- An RF power amplifier is an electronic amplifier that increases the power of an RF signal, commonly before the RF signal is output to an antenna.
- the increase in power provided by the amplifier is known as the gain of the amplifier, and is defined by the power out PO divided by the power in PI (i.e., PO/PI).
- the amplifier has a gain of two.
- RF power amplifiers are commonly powered by a single power supply voltage, which has a magnitude defined by the power supply voltage that is required to output an amplified RF signal at the maximum specified power. During normal operation, however, RF power amplifiers typically output the amplified RF signal at less than the maximum specified power for significant periods of time.
- the RF power amplifier When an RF power amplifier outputs the amplified RF signal at less than the maximum specified power, the RF power amplifier typically operates with less efficiency, which wastes power. In a battery-powered device, wasted power shortens the available operating time before fresh or recharged batteries are required.
- the efficiency of an RF power amplifier can be improved when the amplifier is operating at less than the maximum specified power, thereby reducing the amount of power consumed, by reducing the power supply voltage that is provided to the RF power amplifier.
- power supply controllers have been developed to change the supply voltage provided to the RF power amplifier based on the output power of the amplified RF signal.
- FIG. 1 shows a schematic diagram that illustrates an example of a conventional power circuit 100 .
- power circuit 100 includes an RF power amplifier 110 that receives an RF signal RFI, amplifies the RF signal, and outputs an amplified RF signal RFO.
- RF amplifier 110 has a power supply input to receive a power supply voltage VCC.
- Power circuit 100 also includes a power detector 112 that detects the power of the amplified RF signal RFO output by power amplifier 110 , and generates an analog detected power signal DPS in response to the detection.
- the detected power signal DPS in turn, varies as the detected power of the amplified RF signal RFO varies.
- the magnitude of the detected power signal DPS increases.
- the magnitude of the detected power signal DPS decreases.
- Power detector 112 can alternately detect the power of the RF signal RFI.
- Power circuit 100 further includes a power supply controller 114 that changes the power supply voltage VCC provided to RF power amplifier 110 based on the detected power signal DPS output by power detector 112 (i.e., the output power of the amplified RF signal RFO or alternately the input power of the RF signal RFI).
- a power supply controller 114 that changes the power supply voltage VCC provided to RF power amplifier 110 based on the detected power signal DPS output by power detector 112 (i.e., the output power of the amplified RF signal RFO or alternately the input power of the RF signal RFI).
- Power supply controller 114 includes an analog-to-digital (A/D) converter 120 that converts the analog detected power signal DPS into a series of detected digital words DDW.
- power supply controller 114 includes a memory 130 that has a number of address inputs which are connected to the output of A/D converter 120 to receive the detected digital words DDW.
- Memory 130 receives each detected digital word DDW as an address to one of a number of storage locations, which each hold a voltage digital word VDW, and outputs the voltage digital word VDW that is associated with the address.
- Memory 130 is programmed to store a look up table where the addresses formed by the detected digital words DDW form the inputs to the look up table, and the voltage digital words VDW held in the storage locations associated with the addresses form the outputs from the look up table.
- Table 1 below illustrates an example of the look up table.
- the look up table has a column of detected digital words DDW that extend from a lowest detected digital word DDW to a highest detected digital word DDW, and a column of voltage digital words VDW that are associated with the detected digital words DDW, where each detected digital word DDW has an associated voltage digital word VDW.
- each detected digital word DDW is a digitized representation of a detected power level (shown parenthetically in Table 1) of the amplified RF signal RFO or the input RF signal RFI.
- the voltage digital words VDW are representations of the power supply voltage VCC (shown parenthetically in Table 1) to be input to RF power amplifier 110 to improve the efficiency of RF power amplifier 110 at the detected power which, in turn, reduces the power consumed by RF power amplifier 110 .
- the numbers shown in Table 1 are for purposes of illustration only, and are not intended to represent the values of an actual device.
- the resulting curve plotted on the graph is monotonic because each detected power corresponds with only one power supply voltage VCC.
- power supply controller 114 includes a digital-to-analog (D/A) converter 132 that converts the voltage digital word VDW output from memory 130 to an analog control voltage VCON.
- Power supply controller 114 also includes a DC-to-DC converter 134 and a low pass LC filter 136 .
- DC-to-DC converter 134 such as a current-mode buck converter with synchronous rectification, generates an unfiltered power supply voltage VCU defined by the magnitude of the control voltage VCON.
- Low pass LC filter 136 filters the unfiltered power supply voltage VCU to output the power supply voltage VCC to the power supply inputs of RF power amplifier 110 .
- the RF signal RFI input to RF power amplifier 110 is amplified by the gain of RF power amplifier 110 , and output as amplified RF output signal RFO.
- the power of the amplified RF output signal RFO is detected by power detector 112 , and continuously digitized by A/D converter 120 to generate the series of detected digital word DDW.
- Each detected digital word DDW output by A/D converter 120 is used to address the look up table in memory 130 .
- Memory 130 outputs the voltage digital word VDW associated with the detected digital word DDW that was used to address memory 130 .
- VCC power supply voltage
- the voltage digital word VDW output by memory 130 is then converted by D/A converter 132 into an analog voltage that sets the magnitude of the control voltage VCON.
- DC-to-DC converter 134 responds to the magnitude of the control voltage VCON, and outputs a voltage that, when filtered by low-pass LC filter 136 , allows RF power amplifier 110 to output the detected RF power at a better efficiency.
- power detector 112 continuously detects the output power of the amplified RF signal RFO (or the input power of the RF signal RFI) of RF power amplifier 110 , and supply voltage controller 114 changes the power supply voltage VCC so that RF power amplifier 110 can output the amplified RF signal RFO at the best efficiency for the detected power, and thereby consume less power.
- a multi-gain step RF power amplifier is a well-known RF power amplifier that provides a number of different gains. For example, a multi-gain step RF power amplifier can provide three different gains.
- a multi-gain step RF power amplifier has a gain selection input that identifies the gain that is to be used. For example, a two line gain selection signal has four logic states (00, 01, 10, 11), and can be used to identify up to four different gains.
- a multi-gain step RF power amplifier saves power because the multi-gain step RF power amplifier utilizes less power when less gain is required. For example, when a first gain is selected, the multi-gain step RF power amplifier requires a bias current with a first magnitude. When a second smaller gain is selected, the multi-gain step RF power amplifier requires a bias current with a second magnitude that is smaller than the first magnitude. Thus, whenever a lower gain is selected at the gain select input, the power required to support the selected gain is reduced.
- FIG. 1 is a schematic diagram illustrating an example of a conventional power circuit 100 .
- FIG. 2 is a schematic diagram illustrating an example of a power circuit 200 in accordance with the present invention.
- FIG. 2 shows a schematic diagram that illustrates an example of a power circuit 200 in accordance with the present invention.
- power circuit 200 includes a power supply controller that controls the power supply voltage provided to a multi-gain step RF power amplifier to reduce the power consumed by the multi-gain step RF power amplifier.
- power circuit 200 includes a multi-gain step RF power amplifier 210 that receives an RF signal RFI, amplifies the RF signal, and outputs an amplified RF signal RFO.
- RF power amplifier 210 has a pair of gain selection inputs, which receive a pair of gain selection signals GS 0 and GS 1 .
- GS 0 and GS 1 gain selection signals
- RF amplifier 210 has a power supply input PSI to receive a power supply voltage VCC.
- power circuit 200 also includes a power detector 212 that detects the power of the amplified RF signal RFO output by RF power amplifier 210 , and outputs an analog detected power signal DPS in response to the detection.
- the detected power signal DPS in turn, varies as the detected power of the amplified RF signal RFO varies.
- the magnitude of the detected power signal DPS increases.
- the magnitude of the detected power signal DPS decreases.
- Power detector 212 can alternately detect the input power of the RF signal RFI.
- power circuit 200 further includes a power supply controller 214 that changes the power supply voltage VCC that is provided to RF power amplifier 210 based on the detected power signal DPS output by power detector 212 (i.e., the output power of the amplified RF signal RFO or alternately the power of the RF signal RFI), and the gain selected by the gain selection signals GS 0 and GS 1 .
- a power supply controller 214 that changes the power supply voltage VCC that is provided to RF power amplifier 210 based on the detected power signal DPS output by power detector 212 (i.e., the output power of the amplified RF signal RFO or alternately the power of the RF signal RFI), and the gain selected by the gain selection signals GS 0 and GS 1 .
- power supply controller 214 includes an analog-to-digital (A/D) converter 220 that converts the voltage of the analog detected power signal DPS into a series of detected digital words DDW.
- Power supply controller 214 also includes a memory 222 and a multiplexer 224 .
- Memory 222 has a number of offset registers 222 R, two or more of which hold a different offset digital word ODW.
- Multiplexer 224 is connected to pass the offset digital word ODW held in one of the registers 222 R, depending on the logic states of the gain selection signals GS 0 and GS 1 .
- power supply controller 214 has four registers 222 R that correspond with the four possible logic state combinations (00, 01, 10, 11) that are associated with the two gain selection signals GS 0 and GS 1 .
- Power supply controller 214 further includes a summer 226 that is connected to A/D converter 220 and multiplexer 224 to add the offset digital word ODW passed by multiplexer 224 to each detected digital word DDW output by A/D converter 220 , and generate a series of summed digital words SDW that represents a respective summation.
- power supply controller 214 includes a memory 230 that has a number of address inputs MAI which are connected to the output of summer 226 to receive the series of summed digital word SDW.
- Memory 230 receives each summed digital word SDW as an address to one of a number of storage locations, which each hold a voltage digital word VDW, and outputs the voltage digital word VDW that is associated with the address.
- Memory 230 is programmed to store a look up table where the addresses formed by the summed digital words SDW form the inputs to the look up table, and the voltage digital words VDW held in the storage locations associated with the addresses form the outputs from the look up table.
- Table 2 below illustrates an example of the look up table.
- the look up table has a column of summed digital words SDW that extend from a lowest summed digital word SDW to a highest summed digital word SDW, and a column of voltage digital words VDW that are associated with the summed digital words SDW, where each summed digital word SDW has an associated voltage digital word VDW.
- each summed digital word SDW is a digitized representation of the output power of the amplified RF signal RFO (or of the input power of RF signal RFI) plus an offset.
- the voltage digital words VDW represent the power supply voltage VCC (shown parenthetically in Table 2) to be input to RF power amplifier 210 to improve the efficiency of RF power amplifier 210 at the detected power and selected gain which, in turn, reduces the power consumed by RF power amplifier 210 .
- power supply controller 214 includes a digital-to-analog (D/A) converter 232 that converts the voltage digital word VDW output from memory 230 to an analog control voltage VCON.
- D/A converter 232 converts the voltage digital word VDW output from memory 230 to an analog control voltage VCON.
- A/D converter 220 , summer 226 , memory 230 , and D/A converter 232 are commonly clocked so that A/D converter 220 converts a detected power signal DPS to a detected digital word DDW at the same time that summer 226 adds the previous detected digital word DDW to an offset digital word to form a summed digital word SDW, at the same time that memory 230 outputs a voltage digital word VDW based on the previous summed digital word SDW, at the same time that D/A converter 232 converts the previous voltage digital word VDW into a control voltage VCON.
- the read enable and any other memory control signal required by memory 230 can be formed by logically ORing the summed digital word
- Power supply controller 214 also includes a DC-to-DC converter 234 , such as a current-mode buck converter with synchronous rectification, that generates an unfiltered supply voltage VCU defined by the magnitude of the control voltage VCON.
- power supply controller 214 includes a low pass filter 236 that filters the unfiltered supply voltage VCU to output the power supply voltage VCC to the power supply input of RF power amplifier 210 .
- the RF signal RFI input to RF power amplifier 210 is amplified by the selected gain of RF power amplifier 210 , and output as amplified RF output signal RFO.
- the output power of the amplified RF output signal RFO (or the input power of RF signal RFI) is detected by power detector 212 , and digitized by A/D converter 220 to generate a detected digital word DDW.
- Multiplexer 224 passes one of two or more different offset digital words ODW as determined by the selected gain.
- the detected digital word DDW and the offset digital word ODW passed by multiplexer 224 are then added together by summer 226 to generate a summed digital word SDW.
- the summed digital word SDW output by summer 226 is used to address the look up table in memory 230 .
- Memory 230 outputs the voltage digital word VDW associated with the summed digital word SDW that was used to address memory 230 . For example, referring to Table 2, when the summed digital word SDW is equal to four (4+0), memory 230 outputs a voltage digital word VDW that represents a power supply voltage VCC of 1.2V.
- the voltage digital word VDW output by memory 230 is then converted by D/A converter 132 to an analog voltage that sets the magnitude of the control voltage VCON.
- DC-to-DC converter 234 responds to the magnitude of the control voltage VCON, and outputs a voltage that, when filtered by low-pass filter 236 , allows RF power amplifier 210 to output the detected RF power at a better efficiency.
- Table 3 below further illustrates the operation of power supply controller 214 .
- the voltage digital word VDW that is output from memory 230 depends upon the offset digital word ODW which, in turn, is defined by the gain select signals GS 0 and GS 1 .
- the numbers shown in Table 3 are for purposes of illustration only, and are not intended to represent the values of an actual device.
- RF power amplifier 210 can more efficiently output the amplified RF signal RFO when 1.2V are supplied.
- RF power amplifier 210 can more efficiently output the amplified RF signal RFO at the same power when 0.7V are supplied.
- the same output power (which is represented by the detected digital word DDW) can be realized by two different power supply voltages.
- the detected power of RF power amplifier 210 (which is represented by the detected digital word DDW) is placed on the X-axis of a graph, and the most efficient supply voltage VCC (which is represented by the voltage digital word VDW) for the detected power is placed on the Y-axis of the graph, the resulting curve plotted on the graph is non-monotonic because a detected power (a detected digital word DDW representing 4 mW in the above example) corresponds with two different power supply voltages (0.7V and 1.2V).
- the present invention converts a non-monotonic curve, which can not be stored in a table because two different outputs correspond with the same input, into a monotonic curve which can be stored in a look up table.
- a detected digital word DDW can correspond with two different power supply voltages
- each summed digital word SDW has only one corresponding power supply voltage.
- supply voltage controller 214 in the present invention changes the power supply voltage VCC input to RF power amplifier 210 based on the detected output power (or detected input power) and the selected gain so that RF power amplifier 210 can output the amplified RF signal RFO at the best efficiency, and thereby consume less power.
- supply voltage controller 214 prevents power circuit 200 from toggling between gain selections.
- Cellular telephone systems typically control the RF power output by a cellular telephone handset based on, for example, how close the handset is to the base station. Thus, as the handset moves away from the base station, the system commands the handset to increase the RF output power. Similarly, as the handset moves closer to the base station, the system commands the handset to decrease the RF output power.
- the base station commands the handset to repeatedly increase and decrease the output power by 1 mW such that the detected digital word DDW toggles between a value of three and a value of four, then there is no need to change the gain selection (which changes the offset digital word ODW) because both values can be output with the same first gain (and the same first offset digital word ODW).
- the base station commands the handset to repeatedly increase and decrease the output power by 1 mW such that the detected digital word DDW toggles between a value of four and a value of five, then there is again no need to change the gain selection (which changes the offset digital word ODW) because both values can be output with the same second gain (and the same second offset digital word ODW).
- the offset digital words ODW automatically shift the address that is input into the look up table, thereby providing a hysteresis margin when the gain changes.
- Another advantage of the present invention is that a new non-monotonic curve can be synthesized from an existing non-monotonic curve to adapt supply voltage controller 214 to a different number of gain selections using the offset digital words ODW stored in the offset registers 222 R of memory 222 .
- the most efficient power supply voltage for an output power and gain selection can be mapped to the most efficient power supply voltage for a different output power and gain selection by changing the value of the offset digital words ODW stored in the offset registers.
- a power supply controller changes the power supply voltage provided to a multi-gain step RF power amplifier to reduce the power consumed by the multi-gain step RF power amplifier.
- the power supply controller utilizes offsets that change when the gain of the multi-gain step RF power amplifier changes to prevent one input from having more than one output.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Amplifiers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a power supply controller for an RF power amplifier and, more particularly, to a power supply controller for a multi-gain step RF power amplifier.
- 2. Description of the Related Art
- An RF power amplifier is an electronic amplifier that increases the power of an RF signal, commonly before the RF signal is output to an antenna. The increase in power provided by the amplifier is known as the gain of the amplifier, and is defined by the power out PO divided by the power in PI (i.e., PO/PI). Thus, when the output power PO is twice as large as the input power PI, the amplifier has a gain of two.
- RF power amplifiers are commonly powered by a single power supply voltage, which has a magnitude defined by the power supply voltage that is required to output an amplified RF signal at the maximum specified power. During normal operation, however, RF power amplifiers typically output the amplified RF signal at less than the maximum specified power for significant periods of time.
- When an RF power amplifier outputs the amplified RF signal at less than the maximum specified power, the RF power amplifier typically operates with less efficiency, which wastes power. In a battery-powered device, wasted power shortens the available operating time before fresh or recharged batteries are required.
- The efficiency of an RF power amplifier can be improved when the amplifier is operating at less than the maximum specified power, thereby reducing the amount of power consumed, by reducing the power supply voltage that is provided to the RF power amplifier. Thus, to reduce the amount of power consumed by an RF power amplifier, power supply controllers have been developed to change the supply voltage provided to the RF power amplifier based on the output power of the amplified RF signal.
-
FIG. 1 shows a schematic diagram that illustrates an example of aconventional power circuit 100. As shown inFIG. 1 ,power circuit 100 includes anRF power amplifier 110 that receives an RF signal RFI, amplifies the RF signal, and outputs an amplified RF signal RFO. In addition,RF amplifier 110 has a power supply input to receive a power supply voltage VCC. -
Power circuit 100 also includes apower detector 112 that detects the power of the amplified RF signal RFO output bypower amplifier 110, and generates an analog detected power signal DPS in response to the detection. The detected power signal DPS, in turn, varies as the detected power of the amplified RF signal RFO varies. - Thus, as the magnitude of the detected power increases, the magnitude of the detected power signal DPS also increases. Similarly, as the magnitude of the detected power decreases, the magnitude of the detected power signal DPS also decreases. (
Power detector 112 can alternately detect the power of the RF signal RFI.) -
Power circuit 100 further includes apower supply controller 114 that changes the power supply voltage VCC provided toRF power amplifier 110 based on the detected power signal DPS output by power detector 112 (i.e., the output power of the amplified RF signal RFO or alternately the input power of the RF signal RFI). -
Power supply controller 114, in turn, includes an analog-to-digital (A/D)converter 120 that converts the analog detected power signal DPS into a series of detected digital words DDW. In addition,power supply controller 114 includes amemory 130 that has a number of address inputs which are connected to the output of A/D converter 120 to receive the detected digital words DDW.Memory 130 receives each detected digital word DDW as an address to one of a number of storage locations, which each hold a voltage digital word VDW, and outputs the voltage digital word VDW that is associated with the address. -
Memory 130 is programmed to store a look up table where the addresses formed by the detected digital words DDW form the inputs to the look up table, and the voltage digital words VDW held in the storage locations associated with the addresses form the outputs from the look up table. Table 1 below illustrates an example of the look up table. -
TABLE 1 DDW VDW 0000 0001 (1 mW) 0000 0110 (0.6 V VCC) 0000 0010 (2 mW) 0000 1000 (0.8 V VCC) 0000 0011 (3 mW) 0001 0000 (1.0 V VCC) 0000 0100 (4 mW) 0001 0010 (1.2 V VCC) 0100 0101 (5 mW) 0001 0100 (1.4 V VCC) 0100 0110 (6 mW) 0001 0110 (1.6 V VCC) 0100 0111 (7 mW) 0001 1000 (1.8 V VCC) 1000 1000 (8 mW) 0010 0000 (2.0 V VCC) - As shown in Table 1, the look up table has a column of detected digital words DDW that extend from a lowest detected digital word DDW to a highest detected digital word DDW, and a column of voltage digital words VDW that are associated with the detected digital words DDW, where each detected digital word DDW has an associated voltage digital word VDW.
- As discussed above, each detected digital word DDW is a digitized representation of a detected power level (shown parenthetically in Table 1) of the amplified RF signal RFO or the input RF signal RFI. The voltage digital words VDW, in turn, are representations of the power supply voltage VCC (shown parenthetically in Table 1) to be input to
RF power amplifier 110 to improve the efficiency ofRF power amplifier 110 at the detected power which, in turn, reduces the power consumed byRF power amplifier 110. (The numbers shown in Table 1 are for purposes of illustration only, and are not intended to represent the values of an actual device.) - If the detected powers of RF power amplifier 110 (which is represented by the detected digital words DDW) are placed on the X-axis of a graph, and the most efficient power supply voltages VCC (which is represented by the voltage digital words VDW) for the detected power are placed on the Y-axis of the graph, the resulting curve plotted on the graph is monotonic because each detected power corresponds with only one power supply voltage VCC.
- As additionally shown in
FIG. 1 ,power supply controller 114 includes a digital-to-analog (D/A)converter 132 that converts the voltage digital word VDW output frommemory 130 to an analog control voltage VCON.Power supply controller 114 also includes a DC-to-DC converter 134 and a lowpass LC filter 136. - DC-to-
DC converter 134, such as a current-mode buck converter with synchronous rectification, generates an unfiltered power supply voltage VCU defined by the magnitude of the control voltage VCON. Lowpass LC filter 136, in turn, filters the unfiltered power supply voltage VCU to output the power supply voltage VCC to the power supply inputs ofRF power amplifier 110. - In operation, the RF signal RFI input to
RF power amplifier 110 is amplified by the gain ofRF power amplifier 110, and output as amplified RF output signal RFO. The power of the amplified RF output signal RFO is detected bypower detector 112, and continuously digitized by A/D converter 120 to generate the series of detected digital word DDW. - Each detected digital word DDW output by A/
D converter 120 is used to address the look up table inmemory 130.Memory 130 outputs the voltage digital word VDW associated with the detected digital word DDW that was used to addressmemory 130. For example, referring to Table 1, when the detected digital word DDW represents 1 mW,memory 130 outputs a voltage digital word VDW that represents a power supply voltage VCC of 0.6V. - The voltage digital word VDW output by
memory 130 is then converted by D/A converter 132 into an analog voltage that sets the magnitude of the control voltage VCON. DC-to-DC converter 134 responds to the magnitude of the control voltage VCON, and outputs a voltage that, when filtered by low-pass LC filter 136, allowsRF power amplifier 110 to output the detected RF power at a better efficiency. - Thus,
power detector 112 continuously detects the output power of the amplified RF signal RFO (or the input power of the RF signal RFI) ofRF power amplifier 110, andsupply voltage controller 114 changes the power supply voltage VCC so thatRF power amplifier 110 can output the amplified RF signal RFO at the best efficiency for the detected power, and thereby consume less power. - Another approach to reducing the power consumed by an RF power amplifier is with a multi-gain step RF power amplifier. A multi-gain step RF power amplifier is a well-known RF power amplifier that provides a number of different gains. For example, a multi-gain step RF power amplifier can provide three different gains. A multi-gain step RF power amplifier has a gain selection input that identifies the gain that is to be used. For example, a two line gain selection signal has four logic states (00, 01, 10, 11), and can be used to identify up to four different gains.
- A multi-gain step RF power amplifier saves power because the multi-gain step RF power amplifier utilizes less power when less gain is required. For example, when a first gain is selected, the multi-gain step RF power amplifier requires a bias current with a first magnitude. When a second smaller gain is selected, the multi-gain step RF power amplifier requires a bias current with a second magnitude that is smaller than the first magnitude. Thus, whenever a lower gain is selected at the gain select input, the power required to support the selected gain is reduced.
- Although the above two approaches to reducing the power consumed by an RF power amplifier work satisfactorily, there is a need for additional approaches to reducing the power consumed by an RF power amplifier.
-
FIG. 1 is a schematic diagram illustrating an example of aconventional power circuit 100. -
FIG. 2 is a schematic diagram illustrating an example of apower circuit 200 in accordance with the present invention. -
FIG. 2 shows a schematic diagram that illustrates an example of apower circuit 200 in accordance with the present invention. As described in greater detail below,power circuit 200 includes a power supply controller that controls the power supply voltage provided to a multi-gain step RF power amplifier to reduce the power consumed by the multi-gain step RF power amplifier. - As shown in
FIG. 2 ,power circuit 200 includes a multi-gain stepRF power amplifier 210 that receives an RF signal RFI, amplifies the RF signal, and outputs an amplified RF signal RFO. In the present example,RF power amplifier 210 has a pair of gain selection inputs, which receive a pair of gain selection signals GS0 and GS1. Thus, depending upon the logic states of the gain selection signals GS0 and GS1, up to four different gains can be selected. (Different numbers of gain selection signals can alternately be used to obtain a different number of gains.) In addition,RF amplifier 210 has a power supply input PSI to receive a power supply voltage VCC. - As further shown in
FIG. 2 ,power circuit 200 also includes apower detector 212 that detects the power of the amplified RF signal RFO output byRF power amplifier 210, and outputs an analog detected power signal DPS in response to the detection. The detected power signal DPS, in turn, varies as the detected power of the amplified RF signal RFO varies. - Thus, as the magnitude of the detected power increases, the magnitude of the detected power signal DPS also increases. Similarly, as the magnitude of the detected power decreases, the magnitude of the detected power signal DPS also decreases. (
Power detector 212 can alternately detect the input power of the RF signal RFI.) - In accordance with the present invention,
power circuit 200 further includes apower supply controller 214 that changes the power supply voltage VCC that is provided toRF power amplifier 210 based on the detected power signal DPS output by power detector 212 (i.e., the output power of the amplified RF signal RFO or alternately the power of the RF signal RFI), and the gain selected by the gain selection signals GS0 and GS1. - As shown in
FIG. 2 example,power supply controller 214 includes an analog-to-digital (A/D)converter 220 that converts the voltage of the analog detected power signal DPS into a series of detected digital words DDW.Power supply controller 214 also includes amemory 222 and amultiplexer 224. -
Memory 222 has a number of offsetregisters 222R, two or more of which hold a different offset digital word ODW.Multiplexer 224, in turn, is connected to pass the offset digital word ODW held in one of theregisters 222R, depending on the logic states of the gain selection signals GS0 and GS1. In the present example,power supply controller 214 has fourregisters 222R that correspond with the four possible logic state combinations (00, 01, 10, 11) that are associated with the two gain selection signals GS0 and GS1. -
Power supply controller 214 further includes asummer 226 that is connected to A/D converter 220 andmultiplexer 224 to add the offset digital word ODW passed bymultiplexer 224 to each detected digital word DDW output by A/D converter 220, and generate a series of summed digital words SDW that represents a respective summation. - In addition,
power supply controller 214 includes amemory 230 that has a number of address inputs MAI which are connected to the output ofsummer 226 to receive the series of summed digital word SDW.Memory 230 receives each summed digital word SDW as an address to one of a number of storage locations, which each hold a voltage digital word VDW, and outputs the voltage digital word VDW that is associated with the address. -
Memory 230 is programmed to store a look up table where the addresses formed by the summed digital words SDW form the inputs to the look up table, and the voltage digital words VDW held in the storage locations associated with the addresses form the outputs from the look up table. Table 2 below illustrates an example of the look up table. -
TABLE 2 SDW VDW 0000 0001 (1 + 0) 0000 0110 (0.6 V VCC) 0000 0010 (2 + 0) 0000 1000 (0.8 V VCC) 0000 0011 (3 + 0) 0001 0000 (1.0 V VCC) 0000 0100 (4 + 0) 0001 0010 (1.2 V VCC) 0100 0100 (4 + 64) 0000 0111 (0.7 V VCC) 0100 0101 (5 + 64) 0000 1001 (0.9 V VCC) 0100 0110 (6 + 64) 0001 0010 (1.2 V VCC) 0100 0111 (7 + 64) 0001 0100 (1.4 V VCC) 1000 0111 (7 + 128) 0000 1000 (0.8 V VCC) 1000 1000 (8 + 128) 0001 0001 (1.1 V VCC) - As shown in Table 2, the look up table has a column of summed digital words SDW that extend from a lowest summed digital word SDW to a highest summed digital word SDW, and a column of voltage digital words VDW that are associated with the summed digital words SDW, where each summed digital word SDW has an associated voltage digital word VDW.
- As discussed above, each summed digital word SDW is a digitized representation of the output power of the amplified RF signal RFO (or of the input power of RF signal RFI) plus an offset. The voltage digital words VDW, in turn, represent the power supply voltage VCC (shown parenthetically in Table 2) to be input to
RF power amplifier 210 to improve the efficiency ofRF power amplifier 210 at the detected power and selected gain which, in turn, reduces the power consumed byRF power amplifier 210. - Thus, in the Table 2 example, when the summed digital word SDW is equal to one (1+0), the power supply voltage VCC that provides the best efficiency is 0.6V. (The numbers shown in Table 2 are for purposes of illustration only, and are not intended to represent the values of an actual device.)
- As additionally shown in
FIG. 2 ,power supply controller 214 includes a digital-to-analog (D/A)converter 232 that converts the voltage digital word VDW output frommemory 230 to an analog control voltage VCON. In the present example, A/D converter 220,summer 226,memory 230, and D/A converter 232 are commonly clocked so that A/D converter 220 converts a detected power signal DPS to a detected digital word DDW at the same time thatsummer 226 adds the previous detected digital word DDW to an offset digital word to form a summed digital word SDW, at the same time thatmemory 230 outputs a voltage digital word VDW based on the previous summed digital word SDW, at the same time that D/A converter 232 converts the previous voltage digital word VDW into a control voltage VCON. In addition, the read enable and any other memory control signal required bymemory 230 can be formed by logically ORing the summed digital word SDW. -
Power supply controller 214 also includes a DC-to-DC converter 234, such as a current-mode buck converter with synchronous rectification, that generates an unfiltered supply voltage VCU defined by the magnitude of the control voltage VCON. In addition,power supply controller 214 includes alow pass filter 236 that filters the unfiltered supply voltage VCU to output the power supply voltage VCC to the power supply input ofRF power amplifier 210. - In operation, the RF signal RFI input to
RF power amplifier 210 is amplified by the selected gain ofRF power amplifier 210, and output as amplified RF output signal RFO. The output power of the amplified RF output signal RFO (or the input power of RF signal RFI) is detected bypower detector 212, and digitized by A/D converter 220 to generate a detected digital word DDW.Multiplexer 224 passes one of two or more different offset digital words ODW as determined by the selected gain. The detected digital word DDW and the offset digital word ODW passed bymultiplexer 224 are then added together bysummer 226 to generate a summed digital word SDW. - The summed digital word SDW output by
summer 226 is used to address the look up table inmemory 230.Memory 230 outputs the voltage digital word VDW associated with the summed digital word SDW that was used to addressmemory 230. For example, referring to Table 2, when the summed digital word SDW is equal to four (4+0),memory 230 outputs a voltage digital word VDW that represents a power supply voltage VCC of 1.2V. - The voltage digital word VDW output by
memory 230 is then converted by D/A converter 132 to an analog voltage that sets the magnitude of the control voltage VCON. DC-to-DC converter 234 responds to the magnitude of the control voltage VCON, and outputs a voltage that, when filtered by low-pass filter 236, allowsRF power amplifier 210 to output the detected RF power at a better efficiency. - Table 3 below further illustrates the operation of
power supply controller 214. -
TABLE 3 DDW ODW SDW VDW 0000 0001 0000 0000 0000 0001 0000 0110 (1 mW) (0) (1) (0.6 V) 0000 0010 0000 0000 0000 0010 0000 1000 (2 mW) (0) (2) (0.8 V VCC) 0000 0011 0000 0000 0000 0011 0001 0000 (3 mW) (0) (3) (1.0 V VCC) 0000 0100 0000 0000 0000 0100 0001 0010 (4 mW) (0) (4) (1.2 V VCC) 0000 0100 0100 0000 0100 0100 0000 0111 (4 mW) (64) (4 + 64) (0.7 V VCC) 0000 0101 0100 0000 0100 0101 0000 1001 (5 mW) (64) (5 + 64) (0.9 V VCC) 0000 0110 0100 0000 0100 0110 0001 0010 (6 mW) (64) (6 + 64) (1.2 V VCC) 0000 0111 0100 0000 0100 0111 0001 0100 (7 mW) (64) (7 + 64) (1.4 V VCC) 0000 0111 1000 0000 0100 0111 0000 1000 (7 mW) (128) (7 + 128) (0.8 V VCC) 0000 1000 1000 0000 0100 1000 0001 0001 (8 mW) (128) (8 + 128) (1.1 V VCC) - As shown in Table 3, when the magnitude of the detected power signal DPS is digitized by A/
D converter 220 to form a detected digital word DDW that represents 4 mW, the voltage digital word VDW that is output frommemory 230 depends upon the offset digital word ODW which, in turn, is defined by the gain select signals GS0 and GS1. (The numbers shown in Table 3 are for purposes of illustration only, and are not intended to represent the values of an actual device.) - In the Table 3 example, when a first gain has been selected by the gain select signals GS0 and GS1 and the magnitude of the detected power signal DPS is digitized by A/
D converter 220 to form a detected digital word DDW that represents 4 mW,RF power amplifier 210 can more efficiently output the amplified RF signal RFO when 1.2V are supplied. - However, when a second higher gain is selected by the gain select signals GS0 and GS1,
RF power amplifier 210 can more efficiently output the amplified RF signal RFO at the same power when 0.7V are supplied. As a result, the same output power (which is represented by the detected digital word DDW) can be realized by two different power supply voltages. - Thus, if the detected power of RF power amplifier 210 (which is represented by the detected digital word DDW) is placed on the X-axis of a graph, and the most efficient supply voltage VCC (which is represented by the voltage digital word VDW) for the detected power is placed on the Y-axis of the graph, the resulting curve plotted on the graph is non-monotonic because a detected power (a detected digital word DDW representing 4 mW in the above example) corresponds with two different power supply voltages (0.7V and 1.2V).
- However, by passing different offset digital words ODW when the gain of
RF power amplifier 210 changes in response to the gain selection signals GS0 and GS1, the present invention converts a non-monotonic curve, which can not be stored in a table because two different outputs correspond with the same input, into a monotonic curve which can be stored in a look up table. In other words, although a detected digital word DDW can correspond with two different power supply voltages, each summed digital word SDW has only one corresponding power supply voltage. - Thus,
supply voltage controller 214 in the present invention changes the power supply voltage VCC input toRF power amplifier 210 based on the detected output power (or detected input power) and the selected gain so thatRF power amplifier 210 can output the amplified RF signal RFO at the best efficiency, and thereby consume less power. - One of the advantages of the present invention is that
supply voltage controller 214 preventspower circuit 200 from toggling between gain selections. Cellular telephone systems typically control the RF power output by a cellular telephone handset based on, for example, how close the handset is to the base station. Thus, as the handset moves away from the base station, the system commands the handset to increase the RF output power. Similarly, as the handset moves closer to the base station, the system commands the handset to decrease the RF output power. - In the Table 3 example, if the handset has a first gain and thereby a first offset digital word ODW selected, and the base station commands the handset to repeatedly increase and decrease the output power by 1 mW such that the detected digital word DDW toggles between a value of three and a value of four, then there is no need to change the gain selection (which changes the offset digital word ODW) because both values can be output with the same first gain (and the same first offset digital word ODW).
- Similarly, in the Table 3 example, if the handset has a second gain and thereby a second offset digital word ODW selected, and the base station commands the handset to repeatedly increase and decrease the output power by 1 mW such that the detected digital word DDW toggles between a value of four and a value of five, then there is again no need to change the gain selection (which changes the offset digital word ODW) because both values can be output with the same second gain (and the same second offset digital word ODW). Thus, the offset digital words ODW automatically shift the address that is input into the look up table, thereby providing a hysteresis margin when the gain changes.
- Another advantage of the present invention is that a new non-monotonic curve can be synthesized from an existing non-monotonic curve to adapt
supply voltage controller 214 to a different number of gain selections using the offset digital words ODW stored in the offset registers 222R ofmemory 222. In other words, the most efficient power supply voltage for an output power and gain selection can be mapped to the most efficient power supply voltage for a different output power and gain selection by changing the value of the offset digital words ODW stored in the offset registers. - Thus, a power supply controller has been described that changes the power supply voltage provided to a multi-gain step RF power amplifier to reduce the power consumed by the multi-gain step RF power amplifier. The power supply controller utilizes offsets that change when the gain of the multi-gain step RF power amplifier changes to prevent one input from having more than one output.
- It should be understood that the above descriptions are examples of the present invention, and that various alternatives of the invention described herein may be employed in practicing the invention. Thus, it is intended that the following claims define the scope of the invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.
Claims (16)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/038,068 US8269558B1 (en) | 2011-03-01 | 2011-03-01 | Power supply controller for a multi-gain step RF power amplifier |
PCT/US2012/027200 WO2012118921A2 (en) | 2011-03-01 | 2012-03-01 | Power supply controller for multi-gain step rf power amplifier |
JP2013556838A JP6537220B2 (en) | 2011-03-01 | 2012-03-01 | Power supply controller for multi-gain step RF power amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/038,068 US8269558B1 (en) | 2011-03-01 | 2011-03-01 | Power supply controller for a multi-gain step RF power amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120223776A1 true US20120223776A1 (en) | 2012-09-06 |
US8269558B1 US8269558B1 (en) | 2012-09-18 |
Family
ID=46752951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/038,068 Active 2031-03-16 US8269558B1 (en) | 2011-03-01 | 2011-03-01 | Power supply controller for a multi-gain step RF power amplifier |
Country Status (3)
Country | Link |
---|---|
US (1) | US8269558B1 (en) |
JP (1) | JP6537220B2 (en) |
WO (1) | WO2012118921A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2011001576A1 (en) * | 2009-07-01 | 2012-12-10 | パナソニック株式会社 | Transmission circuit and communication device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7148749B2 (en) * | 2005-01-31 | 2006-12-12 | Freescale Semiconductor, Inc. | Closed loop power control with high dynamic range |
US7346317B2 (en) * | 2005-04-04 | 2008-03-18 | Freescale Semiconductor, Inc. | Dynamic gain and phase compensation for power amplifier load switching |
US7872527B2 (en) * | 2009-03-31 | 2011-01-18 | Qualcomm, Incorporated | Power supply control system and method with variable post-regulation |
US20110221523A1 (en) * | 2008-12-03 | 2011-09-15 | Freescale Semiconductor Inc. | Operating parameter control for a power amplifier |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6148220A (en) | 1997-04-25 | 2000-11-14 | Triquint Semiconductor, Inc. | Battery life extending technique for mobile wireless applications |
KR100251561B1 (en) | 1997-06-19 | 2000-04-15 | 윤종용 | Apparatus and method for linearizing tx signal in digital communication system |
JPH1117562A (en) * | 1997-06-26 | 1999-01-22 | Hitachi Denshi Ltd | Control circuit for transmitting output power |
US6587514B1 (en) | 1999-07-13 | 2003-07-01 | Pmc-Sierra, Inc. | Digital predistortion methods for wideband amplifiers |
US6798843B1 (en) | 1999-07-13 | 2004-09-28 | Pmc-Sierra, Inc. | Wideband digital predistortion linearizer for nonlinear amplifiers |
JP2001094349A (en) | 1999-08-31 | 2001-04-06 | Samsung Electronics Co Ltd | Power amplifier for portable telephone terminal |
JP2001284998A (en) | 2000-03-31 | 2001-10-12 | Mitsubishi Electric Corp | Wireless transmitter |
CN1285169C (en) | 2000-08-04 | 2006-11-15 | Lg电子株式会社 | Predistortion digital linearizing circuit and gain control method |
US6677823B2 (en) * | 2001-02-28 | 2004-01-13 | Andrew Corporation | Gain compensation circuit using a variable offset voltage |
JP3664990B2 (en) | 2001-04-25 | 2005-06-29 | 株式会社東芝 | High frequency circuit and communication system |
US7088958B2 (en) | 2001-06-19 | 2006-08-08 | Intersil Americas Inc. | Remote power amplifier linearization |
US6624702B1 (en) | 2002-04-05 | 2003-09-23 | Rf Micro Devices, Inc. | Automatic Vcc control for optimum power amplifier efficiency |
JP2003338714A (en) * | 2002-05-21 | 2003-11-28 | Mitsubishi Electric Corp | Amplifying device |
US6900697B1 (en) | 2002-05-31 | 2005-05-31 | National Semiconductor Corporation | Method and system for providing power management in a radio frequency power amplifier by dynamically adjusting supply and bias conditions |
US6738605B1 (en) | 2002-09-26 | 2004-05-18 | Thomson Licensing S.A. | Method for optimizing an operating point of a power amplifier in a WCDMA mobile terminal |
US7365661B2 (en) | 2002-11-14 | 2008-04-29 | Fyre Storm, Inc. | Power converter circuitry and method |
US7555057B2 (en) | 2003-01-17 | 2009-06-30 | Texas Instruments Incorporated | Predistortion calibration in a transceiver assembly |
EP1673873A1 (en) | 2003-10-10 | 2006-06-28 | Koninklijke Philips Electronics N.V. | Power saving in a transmitter |
JP2005130203A (en) * | 2003-10-23 | 2005-05-19 | Sony Corp | Receiver |
JP4199185B2 (en) | 2004-03-01 | 2008-12-17 | パナソニック株式会社 | Transmitting apparatus and wireless communication apparatus |
JP4172589B2 (en) | 2004-08-31 | 2008-10-29 | シャープ株式会社 | Power consumption control device, high frequency communication device, power consumption control method, and power consumption control program |
US7190221B2 (en) | 2004-10-22 | 2007-03-13 | Nokia Corporation | Method and apparatus for maintaining constant linearity for a power amplifier over varying load conditions |
US7653147B2 (en) | 2005-08-17 | 2010-01-26 | Intel Corporation | Transmitter control |
US7542741B2 (en) | 2006-01-31 | 2009-06-02 | Skyworks Solutions, Inc. | System and method for power mapping to compensate for power amplifier gain control variations |
US7761065B2 (en) | 2006-02-03 | 2010-07-20 | Quantance, Inc. | RF power amplifier controller circuit with compensation for output impedance mismatch |
US7620373B2 (en) | 2006-06-23 | 2009-11-17 | Sierra Monolithics, Inc. | Apparatus and method for calibration of gain and/or phase imbalance and/or DC offset in a communication system |
JP2008206142A (en) * | 2007-01-22 | 2008-09-04 | Matsushita Electric Ind Co Ltd | Transmission circuit comprising multistage amplifier, and communication device |
US7466195B2 (en) | 2007-05-18 | 2008-12-16 | Quantance, Inc. | Error driven RF power amplifier control with increased efficiency |
US7778241B2 (en) | 2007-11-30 | 2010-08-17 | Broadcom Corporation | Apparatus and method for downstream power management in a cable system |
JP5089469B2 (en) * | 2008-04-09 | 2012-12-05 | 三菱電機株式会社 | High frequency amplifier |
US8463207B2 (en) * | 2008-08-20 | 2013-06-11 | Freescale Semiconductor, Inc. | Wireless communication unit, integrated circuit and method of power control of a power amplifier therefor |
FI20085808A0 (en) | 2008-08-29 | 2008-08-29 | Nokia Corp | Correcting distortions at power amplifier output |
US7782134B2 (en) | 2008-09-09 | 2010-08-24 | Quantance, Inc. | RF power amplifier system with impedance modulation |
-
2011
- 2011-03-01 US US13/038,068 patent/US8269558B1/en active Active
-
2012
- 2012-03-01 JP JP2013556838A patent/JP6537220B2/en active Active
- 2012-03-01 WO PCT/US2012/027200 patent/WO2012118921A2/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7148749B2 (en) * | 2005-01-31 | 2006-12-12 | Freescale Semiconductor, Inc. | Closed loop power control with high dynamic range |
US7346317B2 (en) * | 2005-04-04 | 2008-03-18 | Freescale Semiconductor, Inc. | Dynamic gain and phase compensation for power amplifier load switching |
US20110221523A1 (en) * | 2008-12-03 | 2011-09-15 | Freescale Semiconductor Inc. | Operating parameter control for a power amplifier |
US7872527B2 (en) * | 2009-03-31 | 2011-01-18 | Qualcomm, Incorporated | Power supply control system and method with variable post-regulation |
Also Published As
Publication number | Publication date |
---|---|
WO2012118921A3 (en) | 2012-11-01 |
WO2012118921A2 (en) | 2012-09-07 |
JP2014507100A (en) | 2014-03-20 |
US8269558B1 (en) | 2012-09-18 |
JP6537220B2 (en) | 2019-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200259352A1 (en) | Regulator with high speed nonlinear compensation | |
US8134353B2 (en) | Multi-phase power converter and control circuit and method thereof | |
CN101727121B (en) | Power supply control system and method for forming power supply controller | |
US9653923B2 (en) | Resonant power management architectures | |
JP3922649B1 (en) | Charging device for capacitor storage power supply | |
US20030039129A1 (en) | Switching power supply | |
CN102347684B (en) | Control circuit for reducing constant on-time (COT) switching type power supply adjusting circuit output ripple and method thereof | |
US8587268B1 (en) | System and method for providing an active current assist with analog bypass for a switcher circuit | |
JP2007221933A (en) | Charger for capacitor storage power supply | |
Suh et al. | A fast response PWM buck converter with active ramp tracking control in a load transient period | |
CN101656473B (en) | PWM power supply inverter for improving dynamic reaction and control method thereof | |
US8269558B1 (en) | Power supply controller for a multi-gain step RF power amplifier | |
CN103872883B (en) | A kind of pressure-limit current-limit control device of flyback power supply | |
CN103686532B (en) | Audio devices and its output method | |
JP2010530212A (en) | Configurable input high power DC-DC converter | |
US7750732B1 (en) | Adaptive rail amplifier (ARA) technology | |
US7508686B2 (en) | System and method for configuring direct current converter | |
CN218387309U (en) | Self-adaptive on-time control circuit, power converter, chip and electronic equipment | |
CN102045029A (en) | Operation amplifying circuit | |
JP2013198385A (en) | Photovoltaic system, mobile, power control method in photovoltaic system, and computer program | |
JP2000156970A (en) | Switching power source circuit | |
CN214256130U (en) | LLC resonant transformation ware control circuit and LLC resonant transformation circuit | |
CN116742756B (en) | Method, circuit, system and readable storage medium for controlling charging current based on charger | |
CN103812328A (en) | Parallel-connection current-sharing circuit for voltage converter | |
KR20190089352A (en) | Module of voltage amplifier and method and apparatus for amplifying voltage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KEESE, WILLIAM OTIS;RAMACHANDRAN, BHASKAR;XIN-LEBLANC, JANE;SIGNING DATES FROM 20110308 TO 20110321;REEL/FRAME:026033/0873 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |