US20110223729A1 - Integrated circuit including power diode - Google Patents
Integrated circuit including power diode Download PDFInfo
- Publication number
- US20110223729A1 US20110223729A1 US13/108,630 US201113108630A US2011223729A1 US 20110223729 A1 US20110223729 A1 US 20110223729A1 US 201113108630 A US201113108630 A US 201113108630A US 2011223729 A1 US2011223729 A1 US 2011223729A1
- Authority
- US
- United States
- Prior art keywords
- region
- integrated circuit
- diode
- forming
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 238000004519 manufacturing process Methods 0.000 claims abstract description 6
- 239000003989 dielectric material Substances 0.000 claims abstract 4
- 238000000034 method Methods 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 7
- 239000002019 doping agent Substances 0.000 claims description 6
- 125000006850 spacer group Chemical group 0.000 claims description 3
- GNFTZDOKVXKIBK-UHFFFAOYSA-N 3-(2-methoxyethoxy)benzohydrazide Chemical compound COCCOC1=CC=CC(C(=O)NN)=C1 GNFTZDOKVXKIBK-UHFFFAOYSA-N 0.000 claims 1
- 239000002344 surface layer Substances 0.000 claims 1
- 238000002955 isolation Methods 0.000 abstract description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 25
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 16
- 229920005591 polysilicon Polymers 0.000 description 16
- 239000007943 implant Substances 0.000 description 12
- 229910052796 boron Inorganic materials 0.000 description 8
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052785 arsenic Inorganic materials 0.000 description 7
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000000873 masking effect Effects 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000012467 final product Substances 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001638 boron Chemical class 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- This invention relates generally to power semiconductor devices including power diode rectifiers, and more particularly the invention relates to a power diode fabricated in a semiconductor integrated circuit and the method of fabricating the same.
- semiconductor power diodes and rectifiers including one or more MOSFET structures in which a common electrode contacts gates and source/drain regions in one surface of a semiconductor body.
- the diodes have low on resistance, fast recovery time, and a very low forward voltage drop.
- the diodes can function as a discrete device and in an integrated circuit.
- one contact to the diode is the common electrode contacting the gates and source/drain regions in or on one surface of the semiconductor structure. Another contact can be placed on an opposing of the semiconductor structure or otherwise electrically contacting second source/drain regions in the semiconductor structure.
- the diode structure When fabricated as a component in an integrated circuit, the diode structure must be electrically isolated from the integrated circuit structure with power buses connecting electrodes of the diode to power contacts of the integrated circuit.
- the diode can the be effectively operated as a power source for the integrated circuit without adversely effecting circuit operation.
- the present invention is directed to a process and resulting structure in which a power diode comprises an integral part of an integrated circuit.
- one or more diode regions are formed in a semiconductor substrate with the diode regions having a dopant conductivity opposite to the dopant conductivity of the substrate in which an integrated circuit is to be formed.
- N ⁇ /N+ dopant can be implanted in a substrate having P ⁇ /P+ dopant.
- a trench can be formed in the semiconductor substrate and then refilled epitaxially with doped N ⁇ /N+ semiconductor material.
- a diode region is electrically isolated from the integrated circuit region by shallow trench oxide isolation or by dielectric spacers on sidewalls of an etched trench in the substrate which is subsequently refilled by epitaxial semiconductor growth of conductivity opposite to the substrate.
- a plurality of source/drain and gate regions are formed in a surface of the device region using the technology disclosed in the above commonly assigned patents and application.
- An internal source/drain region which is connected to the surface source/drain region by gate controlled channels, is contacted from the surface of the semiconductor substrate through an implanted contact channel which is electrically isolated from the plurality of source/drain regions on the surface by shallow trench isolation, for example.
- the resulting diode in the integrated circuit has the feature and performance of diodes described in the commonly owned patents, supra, with improved electrical isolation and electrical access from the substrate surface.
- FIGS. 1-24 are section views illustrating steps in fabricating an integrated circuit including a power diode in accordance with embodiments of the invention.
- FIGS. 25-26 are section views illustrating the fabrication of an isolated diode region in accordance with one embodiment of the invention.
- FIGS. 27-31 are section views illustrating alternative power diode structures.
- FIGS. 32-34 are top views illustrating integrated circuits including power diodes in accordance with embodiments of the invention.
- FIGS. 32-34 are top views illustrating integrated circuits including power diodes in accordance with embodiments of the present invention.
- the integrated circuits are fabricated in a silicon substrate 10 with the integrated circuit fabricated in a first portion 12 of substrate 10 and a power diode fabricated within a guard ring 14 in a second portion of substrate 10 .
- Guard ring 14 and the diode structures fabricated therein are electrically isolated from integrated circuit 12 as will be described further herein.
- the diode within guard ring 14 comprises a plurality of unit cells 16 , each of which includes a gate electrode and one or more surface oriented source/drain regions which are connected to an internal source/drain region though a gate controlled channel.
- An optional doped plug (P) 18 can be provided in the diode region as a bypass diode in parallel with unit cells 16 .
- Anode 20 comprises common metallization to the gates and surface oriented source/drain regions of the unit cells 16 , and a cathode electrode 24 contacts an internal source/drain region common to all unit cells through a deep N+ implant 26 .
- implant 26 is electrically isolated from the gates and surface source/drain regions of the unit cells, and the diode structure within guard ring 14 is dielectrically isolated from integrated circuit area 12 .
- the unit cells can take many forms including short rectangular structures as shown in FIG. 32 , hexagonal structures as shown in FIG. 33 , and elongated stripes as shown in FIG. 34 .
- FIGS. 1-24 are section views illustrating steps in fabricating an integrated circuit including a power diode in accordance with embodiments of the invention.
- the starting material is a silicon substrate including a P+ doped layer 30 and a P ⁇ doped layer 32 which can be epitaxially grown on layer 30 .
- a silicon oxide layer 34 is grown on a surface of layer 32 , and then a photoresist pattern 36 is formed on the surface of oxide 34 to define the power diode area. If more than one power diode is to be fabricated, multiple photoresist openings would be defined.
- a conventional anisotropic etch is performed to form a trench in silicon layer 32 . Thereafter, as shown in FIG.
- the photoresist is removed and silicon oxide or silicon nitride spacers 38 are formed on sidewalls of the silicon trench by vapor deposition followed by anisotropic etch to remove material from the bottom of the trench.
- selective epitaxial deposition is employed to form N+ layer 40 and N ⁇ layer 42 which fill the trench.
- the oxide layer 34 functions as a mask for the selective epitaxial deposition.
- oxide 34 is removed by etching, and then a plurality of trenches are formed in the surface by anisotropic etch and then the trench surfaces are oxidized to form conventional shallow trench isolation (STI) 44 .
- the surface of the structure is then patterned with photoresist 46 as shown in FIG. 5 to define a deep N+ implant 48 between two oxide isolation areas 44 .
- Either phosphorus or arsenic can be used as the implanted N+ dopant.
- photoresist 46 is stripped and a photoresist pattern 50 is formed over the surface to define a P guard ring and optionally a P plug (not shown) with boron and BF 2 implant forming guard ring 14 .
- guard ring 14 Following formation of guard ring 14 , photoresist 50 is removed and the surface is again selectively masked for ion implantation in forming P wells 52 and N wells 54 for CMOS transistors in the integrated circuit, as shown in FIG. 7 . Thereafter, gate oxide 56 is grown on the surface of the structure as shown in FIG. 8 . If the gate oxide thickness of the power diode is different from that of the integrated circuit transistors in P well 52 and N well 54 , then the gate oxide growth requires two different time periods with suitable masking to limit growth of the oxide over the integrated circuit wells. In FIG. 9 a first layer of polysilicon (30-250 nm) is deposited.
- photoresist masking as shown in FIG. 9 is employed to remove the polysilicon from over the diode by polysilicon etch as shown in FIG. 10 , and then a second layer 58 ′ of polysilicon (30-150 nm) is the deposited on the surface of the diode region and over the first polysilicon layer 58 over the integrated circuit region. ( FIG. 11 )
- the photoresist masking, etching and second polysilicon deposition steps are not necessary.
- a photoresist pattern is formed to cover the integrated circuit area as shown in FIG. 12 , and then arsenic is implanted (30-150 nm) into the surface of the diode region. This arsenic implant facilitates the later ohmic contact of a surface electrode to the surface of the diode.
- the photoresist of FIG. 12 is removed and a layer 60 of CVD silicon oxide is deposited with thickness on the order of 100-400 nm.
- a photoresist pattern 62 is then employed to define the MOS transistor unit cells for the power diode and to cover the integrated circuit area. It will be appreciated that mask 62 is used in forming a plurality of unit cells.
- Isotropic etch is then applied as shown in FIG. 14 to variably etch oxide 60 under photoresist mask 62 and remove oxide 60 elsewhere over the diode region. It will be appreciated that the oxide etch stops at polysilicon layer 58 . Thereafter, using the same mask, polysilicon layer 58 is anisotropically etched and removed from silicon layer 56 over the diode region.
- oxide 56 is removed from the surface of the diode region except for the gate structure as shown in FIG. 15 .
- Arsenic is then implanted (1.0 ⁇ 5.0 E13, energy 40-60 KeV) followed by rapid thermal annealing for subsequently forming N doped source/drain regions 66 in P doped regions 64 .
- the rapid thermal annealing drives the implanted arsenic under gate oxide 56 .
- annealed to activate the BF 2 and increase the P type doping (e.g. boron) in the P doped surface regions.
- the integrated circuit is then fabricated as shown in FIGS. 18-21 .
- a photoresist pattern is first formed to cover the diode area and expose only the integrated circuit area as shown in FIG. 18 , and then oxide layer 60 is removed in the integrated circuit area.
- another photoresist pattern is formed to cover the super diode area and define the MOS transistor gate areas for the integrated circuit.
- Exposed polysilicon layer is removed by anisotropic polysilicon etch which forms the gate structures of transistors in P well 52 and N well 54 .
- the photoresist is then removed as shown in FIG. 20 and another photoresist pattern is used to cover the super diode area and the P channel MOS transistor (e.g. N well) areas, and then phosphorus or arsenic is implanted to form N channel source and drain and to dope the N channel transistor polysilicon gate as shown in FIG. 20 .
- the photoresist is then removed as shown in FIG. 21 and another photoresist pattern covers the power diode area and the N channel MOS transistor (e.g. P well) areas. Boron and/or BF 2 is then implanted to form P channel source and drain regions and to dope the P channel transistor polysilicon gate as shown in FIG. 21 .
- the photoresist is then stripped as shown in FIG. 22 , and a layer 70 of inter-dielectric such as CVD silicon oxide, PSG or BPSB is deposited on the surface of the structure. Oxide layer 70 is then photoresist masked to define contact areas followed by etch of the exposed oxide layer to open contact areas for the power diode and the integrated circuit.
- FIG. 21 The photoresist is then removed as shown in FIG. 21 and another photoresist pattern covers the power diode area and the N channel MOS transistor (e.g. P well) areas. Boron and/or BF 2 is then implanted to form P channel source and drain regions and to dope
- the device is completed by removing the photoresist and forming metal inter-connects by depositing a layer of metal and using conventional photo masking and etching to form a metal anode contact 72 , metal cathode contact 74 , a metal anode contact 76 to surface source/drain 66 and gate 58 , and source and drain contacts 78 to the CMOS transistors in P well 52 and N well 54 .
- FIG. 25-26 are section views illustrating the fabrication of the isolated diode region in accordance with another embodiment of the invention.
- the starting P ⁇ /P+ substrate has shallow trench isolation regions 80 formed to provide isolation areas without the forming of a trench as shown in FIG. 2 , above.
- conventional local oxidation can be used rather than the conventional shallow trench isolation method.
- a photoresist pattern is employed to define the super diode areas with phosphorus and/or arsenic multiple implants with different energies and doses to form the N ⁇ /N+ well for the power diode. Again, if more than one power diode is to be fabricated, multiple photoresist openings would be defined.
- FIG. 27 The final product using shallow trench isolation is shown in FIG. 27 which is similar to the final structure shown in FIG. 24 except for the oxide or nitride spacers 38 in FIG. 24 being replaced by the STI oxide 80 . Note that all process steps as shown in FIGS. 5-24 are employed in forming the final product of FIG. 27 .
- FIG. 28 illustrates a section view of another structure in accordance with the invention which is similar to the device of FIG. 24 except for the provision of a super junction region 84 between N+ layer 40 and N ⁇ layer 42 of the power diode. Provision of the super junction is described in U.S. Pat. No. 6,743,703, supra.
- reduced reverse bias leakage current in the power diode can be provided by a shallow boron implant under the gate of the metal anode as shown at 86 in FIG. 29 .
- a lightly doped boron implant under all of the gate structure for reducing reverse bias leakage current is described in co-pending application Ser. No. 10/159,558, supra.
- Enhanced pinch off for current limiting can be provided in the power diode by providing a P doping profile 88 in the body so tailored with ion implantation that a depletion region pinches off to limit current, as described in U.S. Pat. No. 6,515,330, supra. This is shown in FIG. 30 .
- the channel regions need not be tapered as shown at 68 in FIG. 24 , but can have an essentially constant thickness as shown at 68 ′ in the finished product in FIG. 31 .
- This structure and the method of fabrication is described in U.S. Pat. No. 6,420,225, supra.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
Abstract
A method of fabricating a semiconductor integrated circuit including a power diode includes providing a semiconductor substrate of first conductivity type, fabricating a integrated circuit such as a CMOS transistor circuit in a first region of the substrate, and fabricating a power diode in a second region in the semiconductor substrate. Dielectric material is formed between the first region and the second regions thereby providing electrical isolation between the integrated circuit in the first region and the power diode in the second region. The power diode can comprise a plurality of MOS source/drain elements and associated gate elements all connected together by one electrode of the diode, and a semiconductor layer in the second region can function as another source/drain of the power diode.
Description
- This patent application is related to U.S. Pat. No. 6,186,408; U.S. Pat. No. 6,420,225; U.S. Pat. No. 6,448,160; U.S. Pat. No. 6,515,330; U.S. Pat. No. 6,624,030; U.S. Pat. No. 6,743,703; U.S. Pat. No. 6,765,264; and co-pending U.S. patent application Ser. No. 10/159,558, filed May 30, 2002, for Power Device Having Reduced Reverse Bias Leakage Current, all assigned to the present assignee, the disclosures of which are incorporated herein by reference for all purposes.
- This invention relates generally to power semiconductor devices including power diode rectifiers, and more particularly the invention relates to a power diode fabricated in a semiconductor integrated circuit and the method of fabricating the same.
- The above referenced patents and pending patent application disclose semiconductor power diodes and rectifiers including one or more MOSFET structures in which a common electrode contacts gates and source/drain regions in one surface of a semiconductor body. The diodes have low on resistance, fast recovery time, and a very low forward voltage drop. The diodes can function as a discrete device and in an integrated circuit. In one embodiment, one contact to the diode is the common electrode contacting the gates and source/drain regions in or on one surface of the semiconductor structure. Another contact can be placed on an opposing of the semiconductor structure or otherwise electrically contacting second source/drain regions in the semiconductor structure.
- When fabricated as a component in an integrated circuit, the diode structure must be electrically isolated from the integrated circuit structure with power buses connecting electrodes of the diode to power contacts of the integrated circuit. The diode can the be effectively operated as a power source for the integrated circuit without adversely effecting circuit operation.
- The present invention is directed to a process and resulting structure in which a power diode comprises an integral part of an integrated circuit.
- In accordance with the invention, one or more diode regions are formed in a semiconductor substrate with the diode regions having a dopant conductivity opposite to the dopant conductivity of the substrate in which an integrated circuit is to be formed. For example, N−/N+ dopant can be implanted in a substrate having P−/P+ dopant. Alternatively, a trench can be formed in the semiconductor substrate and then refilled epitaxially with doped N−/N+ semiconductor material.
- A diode region is electrically isolated from the integrated circuit region by shallow trench oxide isolation or by dielectric spacers on sidewalls of an etched trench in the substrate which is subsequently refilled by epitaxial semiconductor growth of conductivity opposite to the substrate.
- A plurality of source/drain and gate regions are formed in a surface of the device region using the technology disclosed in the above commonly assigned patents and application. An internal source/drain region, which is connected to the surface source/drain region by gate controlled channels, is contacted from the surface of the semiconductor substrate through an implanted contact channel which is electrically isolated from the plurality of source/drain regions on the surface by shallow trench isolation, for example.
- The resulting diode in the integrated circuit has the feature and performance of diodes described in the commonly owned patents, supra, with improved electrical isolation and electrical access from the substrate surface.
- The invention and objects and features thereof will be more readily apparent from the following detailed description and appended claims when taken with the drawings.
-
FIGS. 1-24 are section views illustrating steps in fabricating an integrated circuit including a power diode in accordance with embodiments of the invention. -
FIGS. 25-26 are section views illustrating the fabrication of an isolated diode region in accordance with one embodiment of the invention. -
FIGS. 27-31 are section views illustrating alternative power diode structures. -
FIGS. 32-34 are top views illustrating integrated circuits including power diodes in accordance with embodiments of the invention. - Power sources for integrated circuits require diode rectifiers which can be separate from the integrated circuit but which advantageously are incorporated in the integrated circuit.
FIGS. 32-34 are top views illustrating integrated circuits including power diodes in accordance with embodiments of the present invention. Typically the integrated circuits are fabricated in asilicon substrate 10 with the integrated circuit fabricated in a first portion 12 ofsubstrate 10 and a power diode fabricated within aguard ring 14 in a second portion ofsubstrate 10.Guard ring 14 and the diode structures fabricated therein are electrically isolated from integrated circuit 12 as will be described further herein. - The diode within
guard ring 14 comprises a plurality ofunit cells 16, each of which includes a gate electrode and one or more surface oriented source/drain regions which are connected to an internal source/drain region though a gate controlled channel. An optional doped plug (P) 18 can be provided in the diode region as a bypass diode in parallel withunit cells 16. Anode 20 comprises common metallization to the gates and surface oriented source/drain regions of theunit cells 16, and acathode electrode 24 contacts an internal source/drain region common to all unit cells through adeep N+ implant 26. In accordance with the invention,implant 26 is electrically isolated from the gates and surface source/drain regions of the unit cells, and the diode structure withinguard ring 14 is dielectrically isolated from integrated circuit area 12. - As described in the referenced patents, the unit cells can take many forms including short rectangular structures as shown in
FIG. 32 , hexagonal structures as shown inFIG. 33 , and elongated stripes as shown inFIG. 34 . - Consider now
FIGS. 1-24 which are section views illustrating steps in fabricating an integrated circuit including a power diode in accordance with embodiments of the invention. The starting material is a silicon substrate including a P+ dopedlayer 30 and a P− dopedlayer 32 which can be epitaxially grown onlayer 30. Asilicon oxide layer 34 is grown on a surface oflayer 32, and then aphotoresist pattern 36 is formed on the surface ofoxide 34 to define the power diode area. If more than one power diode is to be fabricated, multiple photoresist openings would be defined. InFIG. 2 a conventional anisotropic etch is performed to form a trench insilicon layer 32. Thereafter, as shown inFIG. 3 , the photoresist is removed and silicon oxide orsilicon nitride spacers 38 are formed on sidewalls of the silicon trench by vapor deposition followed by anisotropic etch to remove material from the bottom of the trench. After surface treatment to facilitate epitaxial growth, selective epitaxial deposition is employed to formN+ layer 40 and N−layer 42 which fill the trench. Theoxide layer 34 functions as a mask for the selective epitaxial deposition. - In
FIG. 4 oxide 34 is removed by etching, and then a plurality of trenches are formed in the surface by anisotropic etch and then the trench surfaces are oxidized to form conventional shallow trench isolation (STI) 44. The surface of the structure is then patterned withphotoresist 46 as shown inFIG. 5 to define adeep N+ implant 48 between twooxide isolation areas 44. Either phosphorus or arsenic can be used as the implanted N+ dopant. - In
FIG. 6 photoresist 46 is stripped and aphotoresist pattern 50 is formed over the surface to define a P guard ring and optionally a P plug (not shown) with boron and BF2 implant formingguard ring 14. - Following formation of
guard ring 14,photoresist 50 is removed and the surface is again selectively masked for ion implantation in formingP wells 52 andN wells 54 for CMOS transistors in the integrated circuit, as shown inFIG. 7 . Thereafter,gate oxide 56 is grown on the surface of the structure as shown inFIG. 8 . If the gate oxide thickness of the power diode is different from that of the integrated circuit transistors inP well 52 and N well 54, then the gate oxide growth requires two different time periods with suitable masking to limit growth of the oxide over the integrated circuit wells. InFIG. 9 a first layer of polysilicon (30-250 nm) is deposited. If the polysilicon layer over the diode is different from that over the integrated circuit, photoresist masking as shown inFIG. 9 is employed to remove the polysilicon from over the diode by polysilicon etch as shown inFIG. 10 , and then asecond layer 58′ of polysilicon (30-150 nm) is the deposited on the surface of the diode region and over thefirst polysilicon layer 58 over the integrated circuit region. (FIG. 11 ) Again, if the polysilicon thickness over the super diode is the same as the polysilicon thickness over the integrated circuit transistors, the photoresist masking, etching and second polysilicon deposition steps are not necessary. - Thereafter, a photoresist pattern is formed to cover the integrated circuit area as shown in
FIG. 12 , and then arsenic is implanted (30-150 nm) into the surface of the diode region. This arsenic implant facilitates the later ohmic contact of a surface electrode to the surface of the diode. InFIG. 13 , the photoresist ofFIG. 12 is removed and alayer 60 of CVD silicon oxide is deposited with thickness on the order of 100-400 nm. Aphotoresist pattern 62 is then employed to define the MOS transistor unit cells for the power diode and to cover the integrated circuit area. It will be appreciated thatmask 62 is used in forming a plurality of unit cells. - Isotropic etch is then applied as shown in
FIG. 14 to variablyetch oxide 60 underphotoresist mask 62 and removeoxide 60 elsewhere over the diode region. It will be appreciated that the oxide etch stops atpolysilicon layer 58. Thereafter, using the same mask,polysilicon layer 58 is anisotropically etched and removed fromsilicon layer 56 over the diode region. A first boron implant (dose=1.5˜5.5 E12/cm2, energy 40-80 KeV) forms P dopedregions 64 aligned withgate oxide 58 in the diode structure. This boron implant can also be performed before the anisotropic polysilicon etch. - Thereafter,
oxide 56 is removed from the surface of the diode region except for the gate structure as shown inFIG. 15 . Arsenic is then implanted (1.0˜5.0 E13, energy 40-60 KeV) followed by rapid thermal annealing for subsequently forming N doped source/drain regions 66 in P dopedregions 64. The rapid thermal annealing drives the implanted arsenic undergate oxide 56. - The exposed silicon surface of the device region is then anisotropically etched to remove 50-200 nm of silicon, as shown in
FIG. 16 , and thereafter a BF2 implant (dose=1.0˜5.0 E15; energy 10-60 KeV) is implanted and annealed to activate the BF2 and increase the P type doping (e.g. boron) in the P doped surface regions. As shown inFIG. 17 , photoresist is then removed and a second boron implant (dose=1.0˜2.5 E12/cm2, energy 20-60 KeV) is employed to created lateral graded P-type pockets 68 for the channels of the power diode cells as further described in U.S. Pat. No. 6,624,030, supra. - The integrated circuit is then fabricated as shown in
FIGS. 18-21 . A photoresist pattern is first formed to cover the diode area and expose only the integrated circuit area as shown inFIG. 18 , and thenoxide layer 60 is removed in the integrated circuit area. InFIG. 19 , another photoresist pattern is formed to cover the super diode area and define the MOS transistor gate areas for the integrated circuit. Exposed polysilicon layer is removed by anisotropic polysilicon etch which forms the gate structures of transistors in P well 52 and N well 54. The photoresist is then removed as shown inFIG. 20 and another photoresist pattern is used to cover the super diode area and the P channel MOS transistor (e.g. N well) areas, and then phosphorus or arsenic is implanted to form N channel source and drain and to dope the N channel transistor polysilicon gate as shown inFIG. 20 . - The photoresist is then removed as shown in
FIG. 21 and another photoresist pattern covers the power diode area and the N channel MOS transistor (e.g. P well) areas. Boron and/or BF2 is then implanted to form P channel source and drain regions and to dope the P channel transistor polysilicon gate as shown inFIG. 21 . The photoresist is then stripped as shown inFIG. 22 , and alayer 70 of inter-dielectric such as CVD silicon oxide, PSG or BPSB is deposited on the surface of the structure.Oxide layer 70 is then photoresist masked to define contact areas followed by etch of the exposed oxide layer to open contact areas for the power diode and the integrated circuit. InFIG. 24 the device is completed by removing the photoresist and forming metal inter-connects by depositing a layer of metal and using conventional photo masking and etching to form ametal anode contact 72,metal cathode contact 74, ametal anode contact 76 to surface source/drain 66 andgate 58, and source anddrain contacts 78 to the CMOS transistors in P well 52 and N well 54. - In the final product illustrated in
FIG. 24 , the oxide ornitride spacers 38 are employed to electrically isolate the power diode from the integrated circuit.FIG. 25-26 are section views illustrating the fabrication of the isolated diode region in accordance with another embodiment of the invention. As shown inFIG. 25 the starting P−/P+ substrate has shallowtrench isolation regions 80 formed to provide isolation areas without the forming of a trench as shown inFIG. 2 , above. As noted in the description ofFIG. 4 , conventional local oxidation can be used rather than the conventional shallow trench isolation method. Thereafter as shown inFIG. 26 , a photoresist pattern is employed to define the super diode areas with phosphorus and/or arsenic multiple implants with different energies and doses to form the N−/N+ well for the power diode. Again, if more than one power diode is to be fabricated, multiple photoresist openings would be defined. - The final product using shallow trench isolation is shown in
FIG. 27 which is similar to the final structure shown inFIG. 24 except for the oxide ornitride spacers 38 inFIG. 24 being replaced by theSTI oxide 80. Note that all process steps as shown inFIGS. 5-24 are employed in forming the final product ofFIG. 27 . -
FIG. 28 illustrates a section view of another structure in accordance with the invention which is similar to the device ofFIG. 24 except for the provision of asuper junction region 84 betweenN+ layer 40 and N−layer 42 of the power diode. Provision of the super junction is described in U.S. Pat. No. 6,743,703, supra. - In another embodiment of the invention, reduced reverse bias leakage current in the power diode can be provided by a shallow boron implant under the gate of the metal anode as shown at 86 in
FIG. 29 . The use of a lightly doped boron implant under all of the gate structure for reducing reverse bias leakage current is described in co-pending application Ser. No. 10/159,558, supra. - Enhanced pinch off for current limiting can be provided in the power diode by providing a
P doping profile 88 in the body so tailored with ion implantation that a depletion region pinches off to limit current, as described in U.S. Pat. No. 6,515,330, supra. This is shown inFIG. 30 . - In another embodiment of the invention, the channel regions need not be tapered as shown at 68 in
FIG. 24 , but can have an essentially constant thickness as shown at 68′ in the finished product inFIG. 31 . This structure and the method of fabrication is described in U.S. Pat. No. 6,420,225, supra. - There have been described several embodiments of an integrated circuit including one or more super power diodes in accordance with the invention. However, while the invention has been described with reference to specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
Claims (8)
1-12. (canceled)
13. A method of fabricating an integrated circuit including a power diode in a semiconductor body comprising the steps of:
a) providing a semiconductor substrate including a surface layer of first conductivity type.
b) forming a dielectric material in a surface of the semiconductor substrate around a first region in which a power diode is to be fabricated and separated from a second region in which an integrated circuit is to be fabricated,
c) forming semiconductor material of a second conductivity type in the first region,
d) fabricating an integrated circuit in the second region,
e) fabricating a plurality of MOS source/drain elements and associated gate elements in a surface of the device region and in the semiconductor material of second conductivity type,
f) forming a first diode electrode contacting the plurality of MOS source/drain elements and associated gate elements,
g) forming a conductive via from the surface of the device region to the semiconductor material of second conductivity type as a second diode electrode.
14. The method of claim 13 wherein step b) includes forming a trench in the first region, and forming dielectric side wall spacers on the trench, and step c) includes epitaxially growing semiconductor material of second conductivity type in the trench.
15. The method of claim 13 wherein step b) includes forming dielectric material in a surface of the semiconductor substrate, and step c) includes implanting dopant of second conductivity type into the first region.
16. The method as defined by claim 13 and further including the step of:
h) forming a doped guard ring of first conductivity type in the first region abutting the dielectric material.
17. The method as defined by claim 16 and further including the step of:
i) forming a plug of first conductivity type in the first region extending into the semiconductor material of second type.
18. The method as defined by claim 13 wherein step g) includes forming dielectric spacers between the conductive via and the plurality of MOS source/drain elements.
19. The method as defined by claim 13 wherein step d) includes forming a plurality of P wells and a plurality of N wells for CMOS transistors.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/108,630 US20110223729A1 (en) | 2005-01-20 | 2011-05-16 | Integrated circuit including power diode |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/040,180 US7250668B2 (en) | 2005-01-20 | 2005-01-20 | Integrated circuit including power diode |
US11/821,234 US7964933B2 (en) | 2005-01-20 | 2007-06-22 | Integrated circuit including power diode |
US13/108,630 US20110223729A1 (en) | 2005-01-20 | 2011-05-16 | Integrated circuit including power diode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/821,234 Division US7964933B2 (en) | 2005-01-20 | 2007-06-22 | Integrated circuit including power diode |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110223729A1 true US20110223729A1 (en) | 2011-09-15 |
Family
ID=36683026
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/040,180 Active 2025-07-22 US7250668B2 (en) | 2005-01-20 | 2005-01-20 | Integrated circuit including power diode |
US11/821,234 Active 2026-03-15 US7964933B2 (en) | 2005-01-20 | 2007-06-22 | Integrated circuit including power diode |
US13/108,630 Abandoned US20110223729A1 (en) | 2005-01-20 | 2011-05-16 | Integrated circuit including power diode |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/040,180 Active 2025-07-22 US7250668B2 (en) | 2005-01-20 | 2005-01-20 | Integrated circuit including power diode |
US11/821,234 Active 2026-03-15 US7964933B2 (en) | 2005-01-20 | 2007-06-22 | Integrated circuit including power diode |
Country Status (6)
Country | Link |
---|---|
US (3) | US7250668B2 (en) |
EP (2) | EP2405482A3 (en) |
JP (1) | JP2008529279A (en) |
CN (2) | CN101151732B (en) |
TW (1) | TW200636991A (en) |
WO (1) | WO2006078573A2 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7205758B1 (en) | 2004-02-02 | 2007-04-17 | Transmeta Corporation | Systems and methods for adjusting threshold voltage |
US7816742B1 (en) | 2004-09-30 | 2010-10-19 | Koniaris Kleanthes G | Systems and methods for integrated circuits comprising multiple body biasing domains |
KR100582374B1 (en) * | 2004-09-08 | 2006-05-22 | 매그나칩 반도체 유한회사 | High voltage transistor and method for fabricating the same |
US7250668B2 (en) * | 2005-01-20 | 2007-07-31 | Diodes, Inc. | Integrated circuit including power diode |
US7768085B2 (en) | 2005-10-11 | 2010-08-03 | Icemos Technology Ltd. | Photodetector array using isolation diffusions as crosstalk inhibitors between adjacent photodiodes |
US7700977B2 (en) * | 2007-06-21 | 2010-04-20 | Intersil Americas Inc. | Integrated circuit with a subsurface diode |
US8633521B2 (en) * | 2007-09-26 | 2014-01-21 | Stmicroelectronics N.V. | Self-bootstrapping field effect diode structures and methods |
US8148748B2 (en) * | 2007-09-26 | 2012-04-03 | Stmicroelectronics N.V. | Adjustable field effect rectifier |
US8643055B2 (en) * | 2007-09-26 | 2014-02-04 | Stmicroelectronics N.V. | Series current limiter device |
EP2232559B1 (en) | 2007-09-26 | 2019-05-15 | STMicroelectronics N.V. | Adjustable field effect rectifier |
US8390091B2 (en) * | 2009-02-03 | 2013-03-05 | Freescale Semiconductor, Inc. | Semiconductor structure, an integrated circuit including a semiconductor structure and a method for manufacturing a semiconductor structure |
CN103872143B (en) * | 2012-12-17 | 2016-09-21 | 节能元件控股有限公司 | There is golden oxygen half diode element and the preparation method thereof of terminal structure |
CN104425489B (en) * | 2013-08-20 | 2017-03-01 | 上海华虹宏力半导体制造有限公司 | High tension apparatus and low-voltage device integrated morphology and integrated approach |
CN104576661B (en) * | 2013-10-11 | 2017-10-20 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and its manufacture method and electronic installation |
US9812489B2 (en) * | 2015-11-09 | 2017-11-07 | Semiconductor Components Industries, Llc | Pixels with photodiodes formed from epitaxial silicon |
CN107946375B (en) * | 2017-09-20 | 2024-04-30 | 重庆中科渝芯电子有限公司 | Double-epitaxial super barrier rectifier |
CN118197998B (en) * | 2024-05-20 | 2024-08-02 | 扬州扬杰电子科技股份有限公司 | Half-bridge rectifying chip for improving power density of device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7250668B2 (en) * | 2005-01-20 | 2007-07-31 | Diodes, Inc. | Integrated circuit including power diode |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3861968A (en) * | 1972-06-19 | 1975-01-21 | Ibm | Method of fabricating integrated circuit device structure with complementary elements utilizing selective thermal oxidation and selective epitaxial deposition |
US4027325A (en) * | 1975-01-30 | 1977-05-31 | Sprague Electric Company | Integrated full wave diode bridge rectifier |
JPS58164258A (en) * | 1982-03-25 | 1983-09-29 | Toshiba Corp | Manufacture of semiconductor device |
JPS60113942A (en) * | 1983-11-25 | 1985-06-20 | Hitachi Ltd | Semiconductor integrated circuit device |
JPS60117755A (en) * | 1983-11-30 | 1985-06-25 | Nec Corp | Manufacture of semiconductor device |
US5166089A (en) * | 1986-09-30 | 1992-11-24 | Texas Instruments Incorporated | Method of making electrostatic discharge protection for semiconductor input devices |
JPS63219151A (en) * | 1987-03-06 | 1988-09-12 | Nec Corp | Manufacture of semiconductor device |
US4736271A (en) * | 1987-06-23 | 1988-04-05 | Signetics Corporation | Protection device utilizing one or more subsurface diodes and associated method of manufacture |
JPH02214138A (en) * | 1989-02-14 | 1990-08-27 | Matsushita Electron Corp | Manufacture of semiconductor device |
US5422299A (en) * | 1989-09-11 | 1995-06-06 | Purdue Research Foundation | Method of forming single crystalline electrical isolated wells |
JPH03286567A (en) * | 1990-04-03 | 1991-12-17 | Ricoh Co Ltd | Semiconductor device and its manufacture |
JPH05190874A (en) * | 1992-01-16 | 1993-07-30 | Fuji Electric Co Ltd | Semiconductor integrated circuit device and manufacture thereof |
JP3635470B2 (en) * | 1995-08-25 | 2005-04-06 | 富士通株式会社 | Semiconductor light source and optical transmitter module for optical transmitter |
US5818084A (en) | 1996-05-15 | 1998-10-06 | Siliconix Incorporated | Pseudo-Schottky diode |
US5841169A (en) * | 1996-06-27 | 1998-11-24 | Harris Corporation | Integrated circuit containing devices dielectrically isolated and junction isolated from a substrate |
US6624030B2 (en) | 2000-12-19 | 2003-09-23 | Advanced Power Devices, Inc. | Method of fabricating power rectifier device having a laterally graded P-N junction for a channel region |
US6420225B1 (en) | 1999-04-01 | 2002-07-16 | Apd Semiconductor, Inc. | Method of fabricating power rectifier device |
US6448160B1 (en) | 1999-04-01 | 2002-09-10 | Apd Semiconductor, Inc. | Method of fabricating power rectifier device to vary operating parameters and resulting device |
US6186408B1 (en) | 1999-05-28 | 2001-02-13 | Advanced Power Devices, Inc. | High cell density power rectifier |
JP3591415B2 (en) * | 2000-03-16 | 2004-11-17 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
CN1254026C (en) * | 2000-11-21 | 2006-04-26 | 松下电器产业株式会社 | Instrument for communication system and semiconductor integrated circuit device |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7132712B2 (en) * | 2002-11-05 | 2006-11-07 | Fairchild Semiconductor Corporation | Trench structure having one or more diodes embedded therein adjacent a PN junction |
US6677641B2 (en) * | 2001-10-17 | 2004-01-13 | Fairchild Semiconductor Corporation | Semiconductor structure with improved smaller forward voltage loss and higher blocking capability |
US6515330B1 (en) | 2002-01-02 | 2003-02-04 | Apd Semiconductor, Inc. | Power device having vertical current path with enhanced pinch-off for current limiting |
DE10217610B4 (en) * | 2002-04-19 | 2005-11-03 | Infineon Technologies Ag | Metal-semiconductor contact, semiconductor device, integrated circuit and method |
US7701001B2 (en) * | 2002-05-03 | 2010-04-20 | International Rectifier Corporation | Short channel trench power MOSFET with low threshold voltage |
US6979861B2 (en) | 2002-05-30 | 2005-12-27 | Apd Semiconductor, Inc. | Power device having reduced reverse bias leakage current |
GB0229217D0 (en) * | 2002-12-14 | 2003-01-22 | Koninkl Philips Electronics Nv | Vertical insulated gate transistor and manufacturing method |
US7405452B2 (en) * | 2004-02-02 | 2008-07-29 | Hamza Yilmaz | Semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics |
-
2005
- 2005-01-20 US US11/040,180 patent/US7250668B2/en active Active
-
2006
- 2006-01-12 JP JP2007552191A patent/JP2008529279A/en active Pending
- 2006-01-12 EP EP11008150A patent/EP2405482A3/en not_active Withdrawn
- 2006-01-12 WO PCT/US2006/001362 patent/WO2006078573A2/en active Application Filing
- 2006-01-12 CN CN2006800025604A patent/CN101151732B/en not_active Expired - Fee Related
- 2006-01-12 CN CN2011103068500A patent/CN102354685A/en active Pending
- 2006-01-12 EP EP06718439A patent/EP1846953A4/en not_active Withdrawn
- 2006-01-19 TW TW095102058A patent/TW200636991A/en unknown
-
2007
- 2007-06-22 US US11/821,234 patent/US7964933B2/en active Active
-
2011
- 2011-05-16 US US13/108,630 patent/US20110223729A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7250668B2 (en) * | 2005-01-20 | 2007-07-31 | Diodes, Inc. | Integrated circuit including power diode |
Also Published As
Publication number | Publication date |
---|---|
TW200636991A (en) | 2006-10-16 |
US20070246794A1 (en) | 2007-10-25 |
US20060157815A1 (en) | 2006-07-20 |
EP2405482A2 (en) | 2012-01-11 |
EP2405482A9 (en) | 2012-04-25 |
CN101151732A (en) | 2008-03-26 |
EP1846953A4 (en) | 2009-07-15 |
EP1846953A2 (en) | 2007-10-24 |
WO2006078573A3 (en) | 2007-02-15 |
JP2008529279A (en) | 2008-07-31 |
CN101151732B (en) | 2011-12-14 |
CN102354685A (en) | 2012-02-15 |
EP2405482A3 (en) | 2012-05-02 |
WO2006078573A2 (en) | 2006-07-27 |
US7250668B2 (en) | 2007-07-31 |
US7964933B2 (en) | 2011-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7964933B2 (en) | Integrated circuit including power diode | |
US8097512B2 (en) | MOSFET having a JFET embedded as a body diode | |
US7687335B2 (en) | Self aligned gate JFET structure and method | |
US7642566B2 (en) | Scalable process and structure of JFET for small and decreasing line widths | |
US6624030B2 (en) | Method of fabricating power rectifier device having a laterally graded P-N junction for a channel region | |
US10263070B2 (en) | Method of manufacturing LV/MV super junction trench power MOSFETs | |
JP4204389B2 (en) | High voltage vertical DMOS transistor and manufacturing method thereof | |
KR20010092309A (en) | Decoupling capacitors and methods for forming the same | |
KR20010030293A (en) | Semiconductor device and manufacturing method thereof | |
JP2010500765A (en) | JFET with built-in back gate in either SOI or bulk silicon | |
US6979861B2 (en) | Power device having reduced reverse bias leakage current | |
US7517742B2 (en) | Area diode formation in SOI application | |
KR101960547B1 (en) | Semiconductor device and method for manufacturing the same | |
US20060157748A1 (en) | Metal junction diode and process | |
US7279367B1 (en) | Method of manufacturing a thyristor semiconductor device | |
CN101901751B (en) | Semiconductor component and method of manufacture | |
US20220157972A1 (en) | Fin-based laterally-diffused metal-oxide semiconductor field effect transistor | |
US8138550B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
KR100523053B1 (en) | Smart power device built-in SiGe HBT and fabrication method of the same | |
CN111092113B (en) | Terminal area structure of metal oxide semiconductor field effect transistor and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |