US20100052959A1 - Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof - Google Patents
Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof Download PDFInfo
- Publication number
- US20100052959A1 US20100052959A1 US12/202,339 US20233908A US2010052959A1 US 20100052959 A1 US20100052959 A1 US 20100052959A1 US 20233908 A US20233908 A US 20233908A US 2010052959 A1 US2010052959 A1 US 2010052959A1
- Authority
- US
- United States
- Prior art keywords
- dem
- quantizer
- input terminal
- digital
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
- H03M3/326—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors
- H03M3/338—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors by permutation in the time domain, e.g. dynamic element matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/424—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/464—Details of the digital/analogue conversion in the feedback path
Definitions
- the present invention relates to sigma-delta modulators and dynamic element matching methods thereof, and more particularly, to continuous-time sigma-delta modulators using dynamic element matching (DEM) having low latency and dynamic element matching methods thereof.
- DEM dynamic element matching
- FIG. 1 is a diagram of a conventional continuous-time sigma-delta modulator 100 using dynamic element matching (DEM).
- the continuous-time sigma-delta modulator 100 includes a frequency response module 102 , a quantizer 104 , a DEM module 106 , a digital-to-analog (DAC) converter 108 , an adder 110 , and a digital low-pass filter (LPF) 112 .
- DAC digital-to-analog
- LPF digital low-pass filter
- a first continuous-time signal x(t) is received at a first input terminal of the adder 110 as a resource signal, whereas a second continuous-time signal y(t) is inputted at a second input terminal of the adder 110 for compensating possible errors in the first continuous-time signal x(t).
- a continuous-time signal q(t) generated by the frequency response module 102 is sampled by the quantizer 104 according to a clock signal ck inputted to the quantizer 104 as well.
- the DEM module 106 is responsible for moving mismatches in a digital output signal of the quantizer 104 to high frequencies so that in a next term of the loop shown in FIG. 1 , the mismatches are filtered off by the digital low-pass filter 112 along with related noises.
- an input signal and an output signal of the DEM module 106 are both digital so that the DAC converter 108 is responsible for transforming the digital output signal of the DEM module 106 into an analog feedback signal, i.e., the second continuous-time signal y(t).
- the digital low-pass filter 112 helps in noise shaping and down sampling of the output signals of the quantizer 104 .
- FIG. 2 is a waveform diagram for illustrating an excess loop delay of the analog feedback signal y(t) from the DAC converter 108 shown in FIG. 1 .
- a limited time slot has to be reserved for both the quantizer 104 and the DEM module 106 so that an excess loop delay appears in the analog feedback signal y(t).
- FIG. 3 is a waveform diagram of the DAC converter 108 shown in FIG. 1 while the DAC converter 108 is implemented with a non-return-to-zero (NRZ) DAC converter.
- output signal of the DAC converter 108 cannot be zero, as shown in FIG. 3 , and have to be applied throughout a whole cycle of the clock signal ck. Therefore, if a time slot has to be reserved for the DEM module 106 , the same excess loop delay must appear.
- NRZ non-return-to-zero
- the output signal of the DAC converter 108 has to be outputted to the adder 110 in a feedback manner as soon as the digital output signal of the quantizer 104 is generated so that the time slot reserved for the DEM module 106 is not available. Otherwise, the excess loop delay shown in FIG. 3 will significantly increase a loop order and incur instability of the continuous-time sigma-delta modulator 100 . It indicates a fact that implementing the DAC converter 108 with an NRZ DAC converter must face a tradeoff between loop stability of the continuous-time sigma-delta modulator 100 and an available latency reserved for the DEM module 106 .
- FIG. 4 is a waveform diagram of the DAC converter 108 shown in FIG. 1 while the DAC converter 108 is implemented with a return-to-zero (RZ) DAC converter.
- RZ return-to-zero
- a related sampling frequency must be high so that a length of the cycle of the clock signal ck must be short, and therefore, the available latency of the DEM module 106 must be as shorter as it can be.
- the DEM module 106 is used for balancing a used probability of DAC units of the DAC converter 108 .
- FIG. 5 is a schematic diagram for illustrating how the DEM module 106 works on balances between the DAC units of the DAC converter 108 .
- codes including code( 1 ), code( 2 ), . . . , and code( 6 ) are assumed to be inputted into the DAC converter 108 in turn.
- each DAC unit is merely used 2 or 3 times during the codes are inputted into the DAC converter 108 since the bits in the codes are filled in the DAC units in a shuffled and uniform manner. As a result, long-term probabilities of the DAC units being used are close to equal with each other. If the DEM module 106 is not applied on the DAC converter 108 , mismatches between the DAC units will limit a linearity of the continuous-time sigma-delta modulator 100 , and it indicates the reason why the DEM module 106 should be applied for cooperating with the DAC converter 108 .
- FIG. 6 is a schematic diagram for illustrating how DEM techniques shown in FIG. 5 work in the continuous-time sigma-delta modulator 100 shown in FIG. 1 .
- each column of the bits stands for a specific code having a value between 0 and 3
- each column stands for a specific bit in one comparator of the quantizer 104 .
- bits in the codes are all filled in an order of comparators A, B, and C so that a DAC unit in the DAC converter 108 corresponding to the comparator A must be most frequently used than other DAC units.
- the output signals from the DEM module 106 are inputted to the DAC converter 108 at a same cycle of the clock signal ck with raw data (i.e., the codes in the left table shown in FIG. 6 ) generated from the comparators A, B, C of the quantizer 104 . Therefore, the excess loop delay may be generated so that errors occur in the DAC converter 108 .
- the claimed invention discloses a continuous-time sigma-delta modulator using dynamic element matching (DEM).
- the continuous-time sigma-delta modulator comprises a frequency response module, a quantizer, a digital multiplexer, a DEM module, a digital-to-analog (DAC) converter, and an adder.
- the quantizer has an input terminal coupled to an output terminal of the frequency response module.
- the digital multiplexer has a first input terminal coupled to an output terminal of the quantizer.
- the DEM module has an input terminal coupled to the output terminal of the quantizer, and has an output terminal coupled to a second input terminal of the digital multiplexer.
- the DAC converter having an input terminal coupled to an output terminal of the digital multiplexer.
- the adder has a first input terminal for receiving a continuous-time signal, has a second input terminal coupled to an output terminal of the DAC converter, and has an output terminal coupled to an input terminal of the frequency response module. Output signals of the quantizer during a current cycle are sent to the DEM module to determine a selection result of the digital multiplexer at a next cycle.
- the claimed invention further discloses a continuous-time sigma-delta modulator using dynamic element matching (DEM).
- the continuous-time sigma-delta modulator comprises a frequency response module, a quantizer, a DEM group, a digital multiplexer, a digital comparator, a digital-to-analog (DAC) converter, and an adder.
- the quantizer has an input terminal coupled to an output terminal of the frequency response module.
- the DEM group has a plurality of DEM modules, and has an input terminal coupled to the output terminal of the quantizer.
- the digital multiplexer has a first input terminal coupled to an output terminal of the DEM group.
- the digital comparator has an input terminal coupled to the quantizer, and has an output terminal coupled to the digital multiplexer.
- the digital-to-analog (DAC) converter has an input terminal coupled to an output terminal of the digital multiplexer.
- the adder has a first input terminal for receiving a continuous-time signal, has a second input terminal coupled to an output terminal of the DAC converter, and has an output terminal coupled to an input terminal of the frequency response module.
- Each of the plurality of DEM modules in the DEM group generates a candidate selection result of the digital multiplexer in advance.
- Output signals of the quantizer during a current cycle are sent to both the DEM group and the digital comparator to compare incoming codes from the quantizer with predicted codes from the DEM group for determining a selected result from a plurality of candidate selection results from the DEM group by the digital multiplexer at a next cycle.
- the claimed invention discloses a dynamic element matching method for a continuous-time sigma-delta modulator.
- the dynamic element matching method comprises shuffling a plurality of output bits from a plurality of comparators of a quantizer by cyclically shifting available bits in a selection set according to balances in using DAC units of a DAC converter; and outputting the shuffled plurality of output bits to the DAC converter.
- the claimed invention further discloses a dynamic element matching method for a continuous-time sigma-delta modulator.
- the dynamic element matching method comprises a plurality of comparators of a quantizer transforming a frequency response signal from a frequency response module into a plurality of bits, each of which is outputted from a corresponding comparator of the plurality of comparators; shuffling the plurality of bits outputted from the plurality of comparators by cyclically shifting different numbers of available bits in a selection set according to balances in using DAC units of a DAC converter; and a digital comparator determining a shuffled plurality of bits by comparing predicted codes with incoming codes.
- FIG. 1 is a diagram of a conventional continuous-time sigma-delta modulator using dynamic element matching.
- FIG. 2 is a waveform diagram for illustrating an excess loop delay of the analog feedback signal from the DAC converter shown in FIG. 1 .
- FIG. 3 is a waveform diagram of the DAC converter shown in FIG. 1 while the DAC converter is implemented with a non-return-to-zero (NRZ) DAC converter.
- NRZ non-return-to-zero
- FIG. 4 is a waveform diagram of the DAC converter shown in FIG. 1 while the DAC converter is implemented with a return-to-zero (RZ) DAC converter.
- RZ return-to-zero
- FIG. 5 is a schematic diagram for illustrating how the DEM module works on balances between the DAC units of the DAC converter shown in FIG. 1 .
- FIG. 6 is a schematic diagram for illustrating how DEM techniques shown in FIG. 5 work in the continuous-time sigma-delta modulator shown in FIG. 1 .
- FIG. 7 is a diagram of a continuous-time sigma-delta modulator according to a first embodiment of the present invention.
- FIG. 8 is a waveform diagram related to the continuous-time sigma-delta modulator shown in FIG. 7 .
- FIG. 9 illustrates a schematic diagram for explaining how the quantizer, the multiplexer, the DEM module, and the RZ DAC converter shown in FIG. 7 cooperate in performing dynamic element matching on comparators of the quantizer.
- FIG. 10 is a diagram of a continuous-time sigma-delta modulator according to a second embodiment of the present invention.
- FIG. 11 is a waveform diagram related to the continuous-time sigma-delta modulator shown in FIG. 10 .
- FIG. 12 illustrates a schematic block diagram for explaining how codes including output bits from the quantizer, the multiplexer, DEM modules of the DEM group, and the digital comparator shown in FIG. 10 cooperate in performing dynamic element matching.
- FIG. 13 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator shown in FIG. 7 and related to the schematic diagram shown in FIG. 9 according to a first embodiment of the present invention as a summary.
- FIG. 14 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator shown in FIG. 10 and related to the schematic diagram shown in FIG. 12 according to a second embodiment of the present invention as a summary.
- the present invention discloses some continuous-time sigma-delta modulators.
- the DEM module 106 is moved out of the loop, which includes the frequency response module 102 , the quantizer 104 , the DEM module 106 , the DAC converter 108 , and the adder 110 so that the output signals from the DEM module 106 are not required to be inputted to the DAC converter 108 at the same cycle of the clock signal ck with the raw data generated from the comparators of the quantizer 104 .
- the output signals from the DEM module 106 are processed by the DAC converter 108 at a next-adjacent cycle after said output signals are generated from the DEM module 106 , i.e., the output signals from the DEM module 106 are delayed by one cycle for being processed by the DAC converter 108 so that the latency for the DEM module 106 is not as critical in each cycle of the clock signal ck as in the prior art.
- FIG. 7 is a diagram of a continuous-time sigma-delta modulator 200 according to a first embodiment of the present invention.
- FIG. 8 is a waveform diagram related to the continuous-time sigma-delta modulator 200 shown in FIG. 7 . As shown in FIG. 7 , compared to the continuous-time sigma-delta modulator 100 shown in FIG.
- the DEM module 106 is moved out from the loop within the continuous-time sigma-delta modulator 100 , and a digital multiplexer 210 is added instead for helping in cooperating with the DEM module 106 and in shuffling comparators of the quantizer 104 , each of which corresponds to a particular DAC unit of the DAC converter 108 thus each the DAC unit is effectively shuffled.
- operations of the DEM module 106 are independent from operations and signals on a loop including the frequency response module 102 , the quantizer 104 , the digital multiplexer 210 , the DAC converter 208 , and the adder 110 .
- the continuous-time sigma-delta modulator 200 includes the frequency response module 102 , the quantizer 104 , the DEM module 106 , the digital multiplexer 210 , the RZ DAC converter 208 , the adder 110 , and the digital low-pass filter 112 .
- Output bits from the quantizer 104 are inputted into the DAC converter 108 through the digital multiplexer 210 selected according to a DEM result of a previous cycle, and the output bits from the quantizer 104 are also inputted into the DEM module 106 for computing a selection result of the digital multiplexer 210 for a next cycle. Therefore, as can be observed from FIG. 8 , besides a short time slot reserved for the quantizer 104 , the rest of time in a same cycle of the clock signal ck may be completely reserved for the DEM module 106 since output bits being processed by the DEM module 106 at this time will be taken as input bits of the digital multiplexer 210 at a next cycle.
- FIG. 9 illustrates a schematic diagram for explaining how the quantizer 104 , the multiplexer 210 , the DEM module 106 , and the RZ DAC converter 208 cooperate in performing dynamic element matching on comparators of the quantizer 104 .
- FIG. 9 merely illustrates the situation that values of processed codes range from 0 to 3, therefore, there are merely three comparators in the quantizer 104 and three sub-multiplexers 2101 , 2102 , and 2103 in the digital multiplexer 210 .
- Output bits from the quantizer 104 i.e., from the comparators A, B, and C, are inputted to sub-multiplexers of the digital multiplexer 210 and the DEM module 106 respectively.
- the DEM module 106 is responsible for determining three selection signals selA, selB, and selC, all of which are then inputted to the sub-multiplexers 2101 , 2102 , and 2103 respectively.
- each of the sub-multiplexers 2101 , 2102 , and 2103 receives all output bits from the comparators A, B, and C, and outputs one of the three output bits from the quantizer 104 according to a corresponding one among the selection signals selA, selB, and selC, to the DAC converter 208 .
- the left table indicates raw data before being processed by both the digital multiplexer 210 and the DEM module 106
- the right table indicates data processed by both the digital multiplexer 210 and the DEM module 106 .
- the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA
- the sub-multiplexer 2102 allows the output bit from the comparator B according to the selection signal selB
- the selection set including selA, selB, selC will be cyclically rotated downward by two positions or digits, and merely one bit 1 is outputted from the comparator A.
- the sub-multiplexer 2101 allows the output bit from the comparator C according to the selection signal selA
- the sub-multiplexer 2102 allows the output bit from the comparator A according to the selection signal selB
- the sub-multiplexer 2103 allows the output bit from the comparator B according to the selection signal selC
- the selection set including of selA, selB, selC is cyclically rotated downward by one position or digits, and three bits 1 are outputted from the comparators A, B, and C; at the same cycle, the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA, the sub-multiplex
- the selection set including selA, selB, selC will rotate downward by three positions or digits., two bits 1 is outputted from the comparators A and B; at the same cycle, the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA, the sub-multiplexer 2102 allows the output bit from the comparator B according to the selection signal selB, and the sub-multiplexer 2103 allows the output bit from the comparator C according to the selection signal selC; for a next cycle, the selection set including selA, selB, selC will be cyclically rotated downward by two positions or digits.
- each column in the right table shown in FIG. 9 indicates a cyclically shifted order of allowing the output bits from the comparators A, B, and C according to a code inputted in a previous cycle of the clock signal ck.
- an order of allowing the output bits from the comparators A, B, and C is utilized instead of cyclically shifting output bits from the quantizer 104 so that the time slot for the DEM module 106 can be significantly shortened in each cycle of the clock signal ck.
- the time slot for the DEM module 106 in each cycle of the clock signal ck may be reduced because (1) The DEM module 106 is moved out from the loop in the continuous-time sigma-delta modulator; and (2) The order of allowing the output bits from the comparators A, B, and C is utilized instead of cyclically shifting output bits from the quantizer 104 so that the time slot for the DEM module 106 can be significantly shortened in each cycle of the clock signal ck. Note that if latency of DEM results can be kept low enough, the abovementioned technique can still be applied to NRZ DAC.
- FIG. 10 is a diagram of a continuous-time sigma-delta modulator 300 according to a second embodiment of the present invention.
- FIG. 11 is a waveform diagram related to the continuous-time sigma-delta modulator 300 shown in FIG. 10 .
- a DEM group 306 including a plurality of DEM modules is used for replacing the DEM module 106
- a digital comparator 312 is further used for cooperating with both the digital multiplexer 210 and the DEM group 306 .
- An input terminal of the DEM group 306 is coupled to the output terminal of the quantizer 104 for receiving a plurality of output bits from comparators within the quantizer 104 .
- An output terminal of the DEM group 306 is coupled to a first input terminal of the digital multiplexer 210 for selecting a set of available output bits from a particular DEM module of the DEM group 306 .
- the digital comparator 312 has an input terminal coupled to the output terminal of the quantizer 104 for receiving the plurality of output bits from comparators within the quantizer 104 , and an output terminal coupled to a second input terminal of the digital multiplexer 210 for helping the digital multiplexer 210 in determining processed bits from which DEM module of the DEM group 306 are going to be allowed by the digital multiplexer 210 . Similar with what can be observed from FIG. 8 , in FIG.
- the rest of time in a same cycle of the clock signal ck may also be completely reserved for the DEM group 306 since candidate output bits have been generated in the DEM group 306 in advance so that an extremely short time slot is taken for selecting one particular set of DEM results from the DEM group 306 .
- operations of the digital comparator 312 and the DEM group 306 are independent from operations and signals on a loop including the frequency response module 102 , the quantizer 104 , the digital multiplexer 210 , the DAC converter 208 , and the adder 110 .
- FIG. 12 illustrates a schematic block diagram for explaining how codes including output bits from the quantizer 104 , the multiplexer 210 , DEM modules of the DEM group 306 , and the digital comparator 312 cooperate in performing dynamic element matching. Note that for brevity of descriptions and diagrams, FIG. 12 also merely illustrates the situation that values of processed codes range from 0 to 3, therefore, there are merely three DEM modules in the DEM group 306 . Operations illustrated in FIG.
- DEM modules of the DEM group 306 calculates candidate DEM results in advance and looks the candidate DEM results up in the lookup table stored in the DEM group 306 when the code Code(n) comes out from the quantizer 104 , and note that exemplary look-up DEM results are illustrated as sub-tables at right sides of the DEM modules DEM 0 , DEM 1 , and DEM 2 in FIG. 12 .
- the digital comparator 312 compares the codes Code(n ⁇ 1) ⁇ 1, Code(n ⁇ 1), and Code(n ⁇ 1)+1, which are used for predicting the value of the code Code(n), with the code Code(n) for outputting one of the codes Code(n ⁇ 1) ⁇ 1, Code(n ⁇ 1), and Code(n ⁇ 1)+1 into the digital multiplexer 210 .
- the digital multiplexer 210 selects one of the codes Code(n ⁇ 1) ⁇ 1, Code(n ⁇ 1), and Code(n ⁇ 1)+1 from a result of the digital comparator 312 .
- the time slot for the DEM group 306 in each cycle of the clock signal ck may be significantly reduced because and (1) The DEM results are pre-calculated and stored in the lookup table of the DEM group so that final results related to codes outputted from the quantizer 104 may be looked up at any time; (2) The comparison in the digital comparator 312 takes a short time slot so that the result of the comparison acts as a quick key to the digital multiplexer 210 in retrieving related and looked-up DEM results from a corresponding DEM module. Therefore, according to descriptions related to FIG. 12 , the continuous-time sigma-delta modulator 300 may reduce much DEM latency in each cycle of the clock signal ck.
- FIG. 13 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator 200 shown in FIG. 7 and related to the schematic diagram shown in FIG. 9 according to a first embodiment of the present invention as a summary.
- the DEM method includes steps as follows:
- FIG. 14 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator 300 shown in FIG. 10 and related to the schematic diagram shown in FIG. 12 according to a second embodiment of the present invention as a summary.
- the DEM method includes steps as follows:
- the present invention discloses continuous-time sigma-delta modulators and DEM methods applied on the disclosed continuous-time sigma-delta modulators. With the aid of the continuous-time sigma-delta modulators and the DEM methods, in each cycle of a sampling signal, a time slot for related DEM operations might be significantly increased without being rushed.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to sigma-delta modulators and dynamic element matching methods thereof, and more particularly, to continuous-time sigma-delta modulators using dynamic element matching (DEM) having low latency and dynamic element matching methods thereof.
- 2. Description of the Prior Art
- Please refer to
FIG. 1 , which is a diagram of a conventional continuous-time sigma-delta modulator 100 using dynamic element matching (DEM). As shown inFIG. 1 , the continuous-time sigma-delta modulator 100 includes afrequency response module 102, aquantizer 104, aDEM module 106, a digital-to-analog (DAC)converter 108, anadder 110, and a digital low-pass filter (LPF) 112. A first continuous-time signal x(t) is received at a first input terminal of theadder 110 as a resource signal, whereas a second continuous-time signal y(t) is inputted at a second input terminal of theadder 110 for compensating possible errors in the first continuous-time signal x(t). A continuous-time signal q(t) generated by thefrequency response module 102 is sampled by thequantizer 104 according to a clock signal ck inputted to thequantizer 104 as well. TheDEM module 106 is responsible for moving mismatches in a digital output signal of thequantizer 104 to high frequencies so that in a next term of the loop shown inFIG. 1 , the mismatches are filtered off by the digital low-pass filter 112 along with related noises. Note that an input signal and an output signal of theDEM module 106 are both digital so that theDAC converter 108 is responsible for transforming the digital output signal of theDEM module 106 into an analog feedback signal, i.e., the second continuous-time signal y(t). Note that the digital low-pass filter 112 helps in noise shaping and down sampling of the output signals of thequantizer 104. - Please refer to
FIG. 2 , which is a waveform diagram for illustrating an excess loop delay of the analog feedback signal y(t) from theDAC converter 108 shown inFIG. 1 . Within a single term of the clock signal ck, a limited time slot has to be reserved for both thequantizer 104 and theDEM module 106 so that an excess loop delay appears in the analog feedback signal y(t). - Please refer to
FIG. 3 , which is a waveform diagram of theDAC converter 108 shown inFIG. 1 while theDAC converter 108 is implemented with a non-return-to-zero (NRZ) DAC converter. Note that output signal of theDAC converter 108 cannot be zero, as shown inFIG. 3 , and have to be applied throughout a whole cycle of the clock signal ck. Therefore, if a time slot has to be reserved for theDEM module 106, the same excess loop delay must appear. Moreover, within a same cycle of the clock signal ck, the output signal of theDAC converter 108 has to be outputted to theadder 110 in a feedback manner as soon as the digital output signal of thequantizer 104 is generated so that the time slot reserved for theDEM module 106 is not available. Otherwise, the excess loop delay shown inFIG. 3 will significantly increase a loop order and incur instability of the continuous-time sigma-delta modulator 100. It indicates a fact that implementing theDAC converter 108 with an NRZ DAC converter must face a tradeoff between loop stability of the continuous-time sigma-delta modulator 100 and an available latency reserved for theDEM module 106. - Please refer to
FIG. 4 , which is a waveform diagram of theDAC converter 108 shown inFIG. 1 while theDAC converter 108 is implemented with a return-to-zero (RZ) DAC converter. As shown inFIG. 4 , and compared to as shown inFIG. 3 , since the output signal of theDAC converter 108 may be zero at some times, a required duration of theDAC converter 108 may be cut off before a single cycle of the clock signal ck ends so that an available latency may be reserved for theDEM module 106. Since a conventional sigma-delta modulator uses over-sampling, a related sampling frequency must be high so that a length of the cycle of the clock signal ck must be short, and therefore, the available latency of theDEM module 106 must be as shorter as it can be. - The
DEM module 106 is used for balancing a used probability of DAC units of theDAC converter 108. Please refer toFIG. 5 , which is a schematic diagram for illustrating how theDEM module 106 works on balances between the DAC units of theDAC converter 108. Nate that codes including code(1), code(2), . . . , and code(6) are assumed to be inputted into theDAC converter 108 in turn. A number of filled fields in each row stands for a number of bits filled at a time t so that the term code(t)=n indicates that n bits should be disposed into the row of the time t. As can be observed fromFIG. 5 , in each column corresponding to a specific DAC unit, each DAC unit is merely used 2 or 3 times during the codes are inputted into theDAC converter 108 since the bits in the codes are filled in the DAC units in a shuffled and uniform manner. As a result, long-term probabilities of the DAC units being used are close to equal with each other. If theDEM module 106 is not applied on theDAC converter 108, mismatches between the DAC units will limit a linearity of the continuous-time sigma-delta modulator 100, and it indicates the reason why theDEM module 106 should be applied for cooperating with theDAC converter 108. - Please refer to
FIG. 6 , which is a schematic diagram for illustrating how DEM techniques shown inFIG. 5 work in the continuous-time sigma-delta modulator 100 shown inFIG. 1 . Note that in the tables listed inFIG. 6 , each column of the bits stands for a specific code having a value between 0 and 3, whereas each column stands for a specific bit in one comparator of thequantizer 104. Please refer to the codes, which have not been processed by theDEM module 106 and are listed in the left table, bits in the codes are all filled in an order of comparators A, B, and C so that a DAC unit in theDAC converter 108 corresponding to the comparator A must be most frequently used than other DAC units. TheDEM module 106 arranges the bits in the codes as follows: (1) For the term Code(1)=0, no bits have to be placed; (2) For the term Code(2)=2, two bits are placed corresponding to A′ and B′ in turn; (3) For the term Code(3)=1, one bit is placed corresponding to C′ next to B′ since the ending bit in the last code Code(2) is placed corresponding to B′; (4) For the term Code(4)=3, three bits are placed corresponding to A′ (Note that A′ is cyclically next to C′), B′, and C′ in turn since the ending bit in the last code Code(3) is placed corresponding to C′; and (5) For the term Code(5)=2, two bits are placed corresponding to A′ (Note that A′ is cyclically next to C′) and B′ in turn since the ending bit in the last code Code(4) is placed corresponding to B′. As can be observed from the right table shown inFIG. 6 , after arranging the bits in the codes by theDEM module 106, the used probabilities corresponding to A′, B′, and C′ are balanced with respect to those in the left table shown inFIG. 6 . - However, the output signals from the
DEM module 106 are inputted to theDAC converter 108 at a same cycle of the clock signal ck with raw data (i.e., the codes in the left table shown inFIG. 6 ) generated from the comparators A, B, C of thequantizer 104. Therefore, the excess loop delay may be generated so that errors occur in theDAC converter 108. - The claimed invention discloses a continuous-time sigma-delta modulator using dynamic element matching (DEM). The continuous-time sigma-delta modulator comprises a frequency response module, a quantizer, a digital multiplexer, a DEM module, a digital-to-analog (DAC) converter, and an adder. The quantizer has an input terminal coupled to an output terminal of the frequency response module. The digital multiplexer has a first input terminal coupled to an output terminal of the quantizer. The DEM module has an input terminal coupled to the output terminal of the quantizer, and has an output terminal coupled to a second input terminal of the digital multiplexer. The DAC converter having an input terminal coupled to an output terminal of the digital multiplexer. The adder has a first input terminal for receiving a continuous-time signal, has a second input terminal coupled to an output terminal of the DAC converter, and has an output terminal coupled to an input terminal of the frequency response module. Output signals of the quantizer during a current cycle are sent to the DEM module to determine a selection result of the digital multiplexer at a next cycle.
- The claimed invention further discloses a continuous-time sigma-delta modulator using dynamic element matching (DEM). The continuous-time sigma-delta modulator comprises a frequency response module, a quantizer, a DEM group, a digital multiplexer, a digital comparator, a digital-to-analog (DAC) converter, and an adder. The quantizer has an input terminal coupled to an output terminal of the frequency response module. The DEM group has a plurality of DEM modules, and has an input terminal coupled to the output terminal of the quantizer. The digital multiplexer has a first input terminal coupled to an output terminal of the DEM group. The digital comparator has an input terminal coupled to the quantizer, and has an output terminal coupled to the digital multiplexer. The digital-to-analog (DAC) converter has an input terminal coupled to an output terminal of the digital multiplexer. The adder has a first input terminal for receiving a continuous-time signal, has a second input terminal coupled to an output terminal of the DAC converter, and has an output terminal coupled to an input terminal of the frequency response module. Each of the plurality of DEM modules in the DEM group generates a candidate selection result of the digital multiplexer in advance. Output signals of the quantizer during a current cycle are sent to both the DEM group and the digital comparator to compare incoming codes from the quantizer with predicted codes from the DEM group for determining a selected result from a plurality of candidate selection results from the DEM group by the digital multiplexer at a next cycle.
- The claimed invention discloses a dynamic element matching method for a continuous-time sigma-delta modulator. The dynamic element matching method comprises shuffling a plurality of output bits from a plurality of comparators of a quantizer by cyclically shifting available bits in a selection set according to balances in using DAC units of a DAC converter; and outputting the shuffled plurality of output bits to the DAC converter.
- The claimed invention further discloses a dynamic element matching method for a continuous-time sigma-delta modulator. The dynamic element matching method comprises a plurality of comparators of a quantizer transforming a frequency response signal from a frequency response module into a plurality of bits, each of which is outputted from a corresponding comparator of the plurality of comparators; shuffling the plurality of bits outputted from the plurality of comparators by cyclically shifting different numbers of available bits in a selection set according to balances in using DAC units of a DAC converter; and a digital comparator determining a shuffled plurality of bits by comparing predicted codes with incoming codes.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a diagram of a conventional continuous-time sigma-delta modulator using dynamic element matching. -
FIG. 2 is a waveform diagram for illustrating an excess loop delay of the analog feedback signal from the DAC converter shown inFIG. 1 . -
FIG. 3 is a waveform diagram of the DAC converter shown inFIG. 1 while the DAC converter is implemented with a non-return-to-zero (NRZ) DAC converter. -
FIG. 4 is a waveform diagram of the DAC converter shown inFIG. 1 while the DAC converter is implemented with a return-to-zero (RZ) DAC converter. -
FIG. 5 is a schematic diagram for illustrating how the DEM module works on balances between the DAC units of the DAC converter shown inFIG. 1 . -
FIG. 6 is a schematic diagram for illustrating how DEM techniques shown inFIG. 5 work in the continuous-time sigma-delta modulator shown inFIG. 1 . -
FIG. 7 is a diagram of a continuous-time sigma-delta modulator according to a first embodiment of the present invention. -
FIG. 8 is a waveform diagram related to the continuous-time sigma-delta modulator shown inFIG. 7 . -
FIG. 9 illustrates a schematic diagram for explaining how the quantizer, the multiplexer, the DEM module, and the RZ DAC converter shown inFIG. 7 cooperate in performing dynamic element matching on comparators of the quantizer. -
FIG. 10 is a diagram of a continuous-time sigma-delta modulator according to a second embodiment of the present invention. -
FIG. 11 is a waveform diagram related to the continuous-time sigma-delta modulator shown inFIG. 10 . -
FIG. 12 illustrates a schematic block diagram for explaining how codes including output bits from the quantizer, the multiplexer, DEM modules of the DEM group, and the digital comparator shown inFIG. 10 cooperate in performing dynamic element matching. -
FIG. 13 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator shown inFIG. 7 and related to the schematic diagram shown inFIG. 9 according to a first embodiment of the present invention as a summary. -
FIG. 14 is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator shown inFIG. 10 and related to the schematic diagram shown inFIG. 12 according to a second embodiment of the present invention as a summary. - For resolving the defects described in the prior art, the present invention discloses some continuous-time sigma-delta modulators. In the disclosed continuous-time sigma-delta modulators, the
DEM module 106 is moved out of the loop, which includes thefrequency response module 102, thequantizer 104, theDEM module 106, theDAC converter 108, and theadder 110 so that the output signals from theDEM module 106 are not required to be inputted to theDAC converter 108 at the same cycle of the clock signal ck with the raw data generated from the comparators of thequantizer 104. Moreover, the output signals from theDEM module 106 are processed by theDAC converter 108 at a next-adjacent cycle after said output signals are generated from theDEM module 106, i.e., the output signals from theDEM module 106 are delayed by one cycle for being processed by theDAC converter 108 so that the latency for theDEM module 106 is not as critical in each cycle of the clock signal ck as in the prior art. - Please refer to
FIG. 7 , which is a diagram of a continuous-time sigma-delta modulator 200 according to a first embodiment of the present invention. And please also refer toFIG. 8 , which is a waveform diagram related to the continuous-time sigma-delta modulator 200 shown inFIG. 7 . As shown inFIG. 7 , compared to the continuous-time sigma-delta modulator 100 shown inFIG. 1 , theDEM module 106 is moved out from the loop within the continuous-time sigma-delta modulator 100, and adigital multiplexer 210 is added instead for helping in cooperating with theDEM module 106 and in shuffling comparators of thequantizer 104, each of which corresponds to a particular DAC unit of theDAC converter 108 thus each the DAC unit is effectively shuffled. Note that operations of theDEM module 106 are independent from operations and signals on a loop including thefrequency response module 102, thequantizer 104, thedigital multiplexer 210, theDAC converter 208, and theadder 110. Moreover, theDAC converter 108 is also replaced with a return-to-zero (RZ)DAC converter 208 for avoiding the excess loop delay shown inFIG. 2 . The continuous-time sigma-delta modulator 200 includes thefrequency response module 102, thequantizer 104, theDEM module 106, thedigital multiplexer 210, theRZ DAC converter 208, theadder 110, and the digital low-pass filter 112. Output bits from thequantizer 104 are inputted into theDAC converter 108 through thedigital multiplexer 210 selected according to a DEM result of a previous cycle, and the output bits from thequantizer 104 are also inputted into theDEM module 106 for computing a selection result of thedigital multiplexer 210 for a next cycle. Therefore, as can be observed fromFIG. 8 , besides a short time slot reserved for thequantizer 104, the rest of time in a same cycle of the clock signal ck may be completely reserved for theDEM module 106 since output bits being processed by theDEM module 106 at this time will be taken as input bits of thedigital multiplexer 210 at a next cycle. - For further explaining properties or benefits of the continuous-time sigma-
delta modulator 200,FIG. 9 illustrates a schematic diagram for explaining how thequantizer 104, themultiplexer 210, theDEM module 106, and theRZ DAC converter 208 cooperate in performing dynamic element matching on comparators of thequantizer 104. Note that for brevity of descriptions and diagrams,FIG. 9 merely illustrates the situation that values of processed codes range from 0 to 3, therefore, there are merely three comparators in thequantizer 104 and threesub-multiplexers digital multiplexer 210. Output bits from thequantizer 104, i.e., from the comparators A, B, and C, are inputted to sub-multiplexers of thedigital multiplexer 210 and theDEM module 106 respectively. TheDEM module 106 is responsible for determining three selection signals selA, selB, and selC, all of which are then inputted to the sub-multiplexers 2101, 2102, and 2103 respectively. Therefore, each of the sub-multiplexers 2101, 2102, and 2103 receives all output bits from the comparators A, B, and C, and outputs one of the three output bits from thequantizer 104 according to a corresponding one among the selection signals selA, selB, and selC, to theDAC converter 208. Take both tables listed inFIG. 9 as an example, where the left table indicates raw data before being processed by both thedigital multiplexer 210 and theDEM module 106, whereas the right table indicates data processed by both thedigital multiplexer 210 and theDEM module 106. When the term Code(1)=0 appears, the selection set including selA, selB, selC is not updated. When the term Code(2)=2 appears, twobits 1 are outputted from the comparators A and B; at the same time (or cycle), the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA, the sub-multiplexer 2102 allows the output bit from the comparator B according to the selection signal selB, and the sub-multiplexer 2103 allows the output bit from the comparator C according to the selection signal selC, according to a selection set of a previous cycle, i.e., the cycle when the term Code(1)=0 appears. For the next cycle when the term Code(3)=1 appears, the selection set including selA, selB, selC will be cyclically rotated downward by two positions or digits, and merely onebit 1 is outputted from the comparator A. At the cycle when the term Code(3)=1 appears, the sub-multiplexer 2101 allows the output bit from the comparator C according to the selection signal selA, the sub-multiplexer 2102 allows the output bit from the comparator A according to the selection signal selB, and the sub-multiplexer 2103 allows the output bit from the comparator B according to the selection signal selC For the cycle When the term Code(4)=3 appears, the selection set including of selA, selB, selC is cyclically rotated downward by one position or digits, and threebits 1 are outputted from the comparators A, B, and C; at the same cycle, the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA, the sub-multiplexer 2102 allows the output bit from the comparator B according to the selection signal selB, and the sub-multiplexer 2103 allows the output bit from the comparator C according to the selection signal selC. For the cycle when the term Code(5)=2 appears, the selection set including selA, selB, selC will rotate downward by three positions or digits., twobits 1 is outputted from the comparators A and B; at the same cycle, the sub-multiplexer 2101 allows the output bit from the comparator A according to the selection signal selA, the sub-multiplexer 2102 allows the output bit from the comparator B according to the selection signal selB, and the sub-multiplexer 2103 allows the output bit from the comparator C according to the selection signal selC; for a next cycle, the selection set including selA, selB, selC will be cyclically rotated downward by two positions or digits. - By observing the right table in
FIG. 9 , it can be found that in the sub-multiplexers 2101, 2102, and 2103, each column in the right table shown inFIG. 9 indicates a cyclically shifted order of allowing the output bits from the comparators A, B, and C according to a code inputted in a previous cycle of the clock signal ck. For example, the term Code(3)=1 affects the cyclically shifted order in the column corresponding to the term Code(4)=3. Compared to what illustrated inFIG. 6 , an order of allowing the output bits from the comparators A, B, and C is utilized instead of cyclically shifting output bits from thequantizer 104 so that the time slot for theDEM module 106 can be significantly shortened in each cycle of the clock signal ck. - In summary of what illustrated in
FIG. 7 ,FIG. 8 , andFIG. 9 , the time slot for theDEM module 106 in each cycle of the clock signal ck may be reduced because (1) TheDEM module 106 is moved out from the loop in the continuous-time sigma-delta modulator; and (2) The order of allowing the output bits from the comparators A, B, and C is utilized instead of cyclically shifting output bits from thequantizer 104 so that the time slot for theDEM module 106 can be significantly shortened in each cycle of the clock signal ck. Note that if latency of DEM results can be kept low enough, the abovementioned technique can still be applied to NRZ DAC. - Please refer to
FIG. 10 , which is a diagram of a continuous-time sigma-delta modulator 300 according to a second embodiment of the present invention. And please also refer toFIG. 11 , which is a waveform diagram related to the continuous-time sigma-delta modulator 300 shown inFIG. 10 . As shown inFIG. 10 , and in comparison to the continuous-time delta-sigma modulators FIG. 1 andFIG. 7 , aDEM group 306 including a plurality of DEM modules is used for replacing theDEM module 106, and moreover, adigital comparator 312 is further used for cooperating with both thedigital multiplexer 210 and theDEM group 306. An input terminal of theDEM group 306 is coupled to the output terminal of thequantizer 104 for receiving a plurality of output bits from comparators within thequantizer 104. An output terminal of theDEM group 306 is coupled to a first input terminal of thedigital multiplexer 210 for selecting a set of available output bits from a particular DEM module of theDEM group 306. Thedigital comparator 312 has an input terminal coupled to the output terminal of thequantizer 104 for receiving the plurality of output bits from comparators within thequantizer 104, and an output terminal coupled to a second input terminal of thedigital multiplexer 210 for helping thedigital multiplexer 210 in determining processed bits from which DEM module of theDEM group 306 are going to be allowed by thedigital multiplexer 210. Similar with what can be observed fromFIG. 8 , inFIG. 11 , besides a short time slot reserved for thequantizer 104, the rest of time in a same cycle of the clock signal ck may also be completely reserved for theDEM group 306 since candidate output bits have been generated in theDEM group 306 in advance so that an extremely short time slot is taken for selecting one particular set of DEM results from theDEM group 306. Note that operations of thedigital comparator 312 and theDEM group 306 are independent from operations and signals on a loop including thefrequency response module 102, thequantizer 104, thedigital multiplexer 210, theDAC converter 208, and theadder 110. - For further explaining the continuous-time sigma-
delta modulator 300,FIG. 12 illustrates a schematic block diagram for explaining how codes including output bits from thequantizer 104, themultiplexer 210, DEM modules of theDEM group 306, and thedigital comparator 312 cooperate in performing dynamic element matching. Note that for brevity of descriptions and diagrams,FIG. 12 also merely illustrates the situation that values of processed codes range from 0 to 3, therefore, there are merely three DEM modules in theDEM group 306. Operations illustrated inFIG. 12 are briefly described as follows: (1) Delay a code Code(n) from thequantizer 104 by one cycle of the clock signal ck to generate a delayed code Code(n−1); (2) Calculate DEM results corresponding to codes Code(n−1)−1, Code(n−1), and Code(n−1)+1 respectively by theDEM modules DEM 0,DEM 1, andDEM 2 and stores the DEM results in a look-up table of theDEM group 306 in advance; (3) Compare the codes Code(n−1)−1, Code(n−1), and Code(n−1)+1 with the code Code(n) by thedigital comparator 312 for inputting a matched code among said codes Code(n−1)−1, Code(n−1), and Code(n−1)+1 into thedigital multiplexer 210; and (4) Select one DEM result from all theDEM modules DEM 0,DEM 1, andDEM 2 according to the matched code from thedigital comparator 312. Note that since over-sampling is used in the continuous-time sigma-delta modulator 300, differences between adjacent codes, such as the codes Code(n−1) and Code(n), cannot be large, and therefore, since the values of the codes range from 0 to 3, a reasonable candidate difference between the adjacent codes Code(n−1) and Code(n) is ±1. DEM modules of theDEM group 306 calculates candidate DEM results in advance and looks the candidate DEM results up in the lookup table stored in theDEM group 306 when the code Code(n) comes out from thequantizer 104, and note that exemplary look-up DEM results are illustrated as sub-tables at right sides of theDEM modules DEM 0,DEM 1, andDEM 2 inFIG. 12 . At the same time, thedigital comparator 312 compares the codes Code(n−1)−1, Code(n−1), and Code(n−1)+1, which are used for predicting the value of the code Code(n), with the code Code(n) for outputting one of the codes Code(n−1)−1, Code(n−1), and Code(n−1)+1 into thedigital multiplexer 210. At last, thedigital multiplexer 210 selects one of the codes Code(n−1)−1, Code(n−1), and Code(n−1)+1 from a result of thedigital comparator 312. As can be observed from the sub-tables at the right sides of theDEM modules DEM 0,DEM 1, andDEM 2, when the term Code(1)=0 appears, a predicted column code from theDEM module DEM 2 is selected; when the term Code(2)=1 appears, a predicted column code from theDEM module DEM 2 is selected; and when the term Code(3)=2 appears, a predicted column code from theDEM module DEM 0 is selected. Note that the predicted column codes are selected according to dynamic element matching, as mentioned before, so that related techniques are not repeatedly explained. - According to what illustrated in
FIG. 10 ,FIG. 11 , andFIG. 12 , the time slot for theDEM group 306 in each cycle of the clock signal ck may be significantly reduced because and (1) The DEM results are pre-calculated and stored in the lookup table of the DEM group so that final results related to codes outputted from thequantizer 104 may be looked up at any time; (2) The comparison in thedigital comparator 312 takes a short time slot so that the result of the comparison acts as a quick key to thedigital multiplexer 210 in retrieving related and looked-up DEM results from a corresponding DEM module. Therefore, according to descriptions related toFIG. 12 , the continuous-time sigma-delta modulator 300 may reduce much DEM latency in each cycle of the clock signal ck. - Note that operations of both the continuous-time sigma-
delta modulators - Please refer to
FIG. 13 , which is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator 200 shown inFIG. 7 and related to the schematic diagram shown inFIG. 9 according to a first embodiment of the present invention as a summary. According toFIG. 13 , the DEM method includes steps as follows: - Step 502: Shuffle a plurality of output bits from a plurality of comparators of a quantizer by cyclically shifting a selection set according to a digital multiplexer to balance a probability of using each DAC unit
- Step 504: Output the shuffled plurality of output bits to a DAC converter.
- Please refer to
FIG. 14 , which is a flowchart of a DEM method applied on the continuous-time sigma-delta modulator 300 shown inFIG. 10 and related to the schematic diagram shown inFIG. 12 according to a second embodiment of the present invention as a summary. According toFIG. 14 , the DEM method includes steps as follows: - Step 602: A plurality of comparators of a quantizer transforms a frequency response signal from a frequency response module into a plurality of bits, each of which is outputted from a corresponding comparator of the plurality of comparators;
- Step 604: Delay a first code including a plurality of output bits of the quantizer by one cycle of a sampling clock signal inputted to the quantizer;
- Step 606: Calculate candidates DEM results corresponding to a plurality of candidate differences from a second code, which is generated by delaying the first code by one cycle of the sampling clock signal, for each of a plurality of DEM modules of a DEM group;
- Step 608: Shuffle the plurality of bits outputted from the plurality of comparators by cyclically shifting different numbers of available bits in a selection set according to balances in using DAC units of a DAC converter;
- Step 610: The DEM group reserves a lookup table for storing the calculated candidate DEM results;
- Step 612: Compare predicted codes, which are generated by adding the plurality of candidate differences to the second code, with the first code; and
- Step 614: A digital multiplexer allows a candidate DEM result, which is looked up from the lookup table, according to a predicted code, which matches the first code and is outputted by using results of the digital comparator, at each cycle of a sampling clock signal.
- Note that the orders of executing steps in flowcharts shown in
FIG. 13 andFIG. 14 may be substituted or permuted in embodiments of the present invention so that the executing orders of the steps in the flowcharts shown inFIG. 13 andFIG. 14 should not be limitations to the present invention. - The present invention discloses continuous-time sigma-delta modulators and DEM methods applied on the disclosed continuous-time sigma-delta modulators. With the aid of the continuous-time sigma-delta modulators and the DEM methods, in each cycle of a sampling signal, a time slot for related DEM operations might be significantly increased without being rushed.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/202,339 US7675448B1 (en) | 2008-09-01 | 2008-09-01 | Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof |
TW098129001A TWI392240B (en) | 2008-09-01 | 2009-08-28 | Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof |
CN201110354215.XA CN102386928B (en) | 2008-09-01 | 2009-09-01 | Dynamic element matching method and continuous-time sigma-delta modulator using the same |
CN200910169767.6A CN101667834B (en) | 2008-09-01 | 2009-09-01 | Dynamic element matching method and continuous-time sigma-delta modulator using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/202,339 US7675448B1 (en) | 2008-09-01 | 2008-09-01 | Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100052959A1 true US20100052959A1 (en) | 2010-03-04 |
US7675448B1 US7675448B1 (en) | 2010-03-09 |
Family
ID=41724543
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/202,339 Active US7675448B1 (en) | 2008-09-01 | 2008-09-01 | Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US7675448B1 (en) |
CN (2) | CN102386928B (en) |
TW (1) | TWI392240B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102324939A (en) * | 2011-06-30 | 2012-01-18 | 北京大学 | Be used for the DEM coding method of current steer DAC |
CN103138763A (en) * | 2013-02-01 | 2013-06-05 | 苏州云芯微电子科技有限公司 | Novel dynamic device matching algorithm and circuit using novel dynamic device matching algorithm |
US20170033801A1 (en) * | 2014-01-21 | 2017-02-02 | Mediatek Singapore Pte. Ltd. | Method and apparatus for excess loop delay compensation in delta-sigma modulator |
US9712184B2 (en) | 2015-07-14 | 2017-07-18 | Nxp B.V. | Sigma-delta modulator |
JP2017147712A (en) * | 2015-05-27 | 2017-08-24 | パナソニックIpマネジメント株式会社 | AD converter |
US20180006661A1 (en) * | 2015-06-10 | 2018-01-04 | Sheng-Jui Huang | Delta sigma modulator with excess loop delay compensation |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8432197B2 (en) * | 2010-08-30 | 2013-04-30 | Maxim Integrated Products, Inc. | Nonlinear and concurrent digital control for a highly digital phase-locked loop |
CN102291150B (en) * | 2011-04-15 | 2013-10-09 | 深圳大学 | Sigma-delta modulator |
US8552894B2 (en) | 2011-06-15 | 2013-10-08 | Mediatek Inc. | Sigma-delta modulator having a feed-forward path and a hybrid portion |
US8760331B2 (en) * | 2012-01-20 | 2014-06-24 | Hittite Microwave Norway As | Continuous time delta sigma converter having a VCO based quantizer |
US20160269044A1 (en) * | 2013-09-28 | 2016-09-15 | The Trustees Of Columbia University In The City Of New York | Circuits, methods, and media for providing delta-sigma modulators |
CN105322968B (en) * | 2015-09-18 | 2018-07-06 | 东南大学 | A kind of dynamic element matching method applied to Σ Δ analog-digital converter modulators |
US9985645B2 (en) * | 2016-08-15 | 2018-05-29 | Mediatek Inc. | Techniques for improving mismatch shaping of dynamic element matching circuit within delta-sigma modulator |
DE102016215657A1 (en) | 2016-08-19 | 2018-02-22 | Lenze Automation Gmbh | Method for generating a digital signal from an analog signal and frequency converter |
TWI690164B (en) * | 2019-04-24 | 2020-04-01 | 智原科技股份有限公司 | Σ-δ analog-to-digital converter and operation method thereof |
CN111224665B (en) * | 2020-01-17 | 2024-02-09 | 聚辰半导体股份有限公司 | Apparatus and method for reducing dynamic device matching resources in an audio digital-to-analog converter |
US11563443B2 (en) * | 2020-08-31 | 2023-01-24 | Stmicroelectronics International N.V. | High speed data weighted averaging (DWA) to binary converter circuit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6426714B1 (en) * | 2001-06-26 | 2002-07-30 | Nokia Corporation | Multi-level quantizer with current mode DEM switch matrices and separate DEM decision logic for a multibit sigma delta modulator |
US7576671B2 (en) * | 2005-08-19 | 2009-08-18 | Intrinsix Corporation | Mismatch-shaping dynamic element matching systems and methods for multi-bit sigma-delta data converters |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1127151A (en) * | 1997-07-02 | 1999-01-29 | Sony Corp | Sigma delta modulator |
US6700520B1 (en) * | 2002-09-16 | 2004-03-02 | Motorola, Inc. | Multi-bit continuous time sigma-delta ADC |
JP2006050202A (en) * | 2004-08-04 | 2006-02-16 | Sanyo Electric Co Ltd | Dem processing apparatus, d/a converter, and dem processing method |
US7183955B1 (en) * | 2005-06-14 | 2007-02-27 | Faraday Technology Corp. | Sigma-delta modulator, D/A conversion system and dynamic element matching method |
TWI301705B (en) * | 2005-09-28 | 2008-10-01 | Faraday Tech Corp | Sigma-delta modulator, d/a conversion system and dynamic element matching method |
-
2008
- 2008-09-01 US US12/202,339 patent/US7675448B1/en active Active
-
2009
- 2009-08-28 TW TW098129001A patent/TWI392240B/en active
- 2009-09-01 CN CN201110354215.XA patent/CN102386928B/en active Active
- 2009-09-01 CN CN200910169767.6A patent/CN101667834B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6426714B1 (en) * | 2001-06-26 | 2002-07-30 | Nokia Corporation | Multi-level quantizer with current mode DEM switch matrices and separate DEM decision logic for a multibit sigma delta modulator |
US7576671B2 (en) * | 2005-08-19 | 2009-08-18 | Intrinsix Corporation | Mismatch-shaping dynamic element matching systems and methods for multi-bit sigma-delta data converters |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102324939A (en) * | 2011-06-30 | 2012-01-18 | 北京大学 | Be used for the DEM coding method of current steer DAC |
CN103138763A (en) * | 2013-02-01 | 2013-06-05 | 苏州云芯微电子科技有限公司 | Novel dynamic device matching algorithm and circuit using novel dynamic device matching algorithm |
US20170033801A1 (en) * | 2014-01-21 | 2017-02-02 | Mediatek Singapore Pte. Ltd. | Method and apparatus for excess loop delay compensation in delta-sigma modulator |
JP2017147712A (en) * | 2015-05-27 | 2017-08-24 | パナソニックIpマネジメント株式会社 | AD converter |
US20180006661A1 (en) * | 2015-06-10 | 2018-01-04 | Sheng-Jui Huang | Delta sigma modulator with excess loop delay compensation |
US10075181B2 (en) * | 2015-06-10 | 2018-09-11 | Mediatek Inc. | ΔΣ modulator with excess loop delay compensation |
US9712184B2 (en) | 2015-07-14 | 2017-07-18 | Nxp B.V. | Sigma-delta modulator |
Also Published As
Publication number | Publication date |
---|---|
US7675448B1 (en) | 2010-03-09 |
CN102386928B (en) | 2014-12-10 |
CN101667834A (en) | 2010-03-10 |
TWI392240B (en) | 2013-04-01 |
CN101667834B (en) | 2012-01-25 |
TW201012078A (en) | 2010-03-16 |
CN102386928A (en) | 2012-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7675448B1 (en) | Continuous-time sigma-delta modulator using dynamic element matching having low latency and dynamic element matching method thereof | |
US10303124B2 (en) | Time-to-digital converter | |
KR101933575B1 (en) | Modified dynamic element matching for reduced latency in a pipeline analog to digital converter | |
US6958722B1 (en) | SAR ADC providing digital codes with high accuracy and high throughput performance | |
KR101933569B1 (en) | Modified dynamic element matching for reduced latency in a pipeline analog to digital converter | |
US9219493B1 (en) | Analog-to-digital converter with expected value nonlinearity calibration | |
US7982648B2 (en) | Dynamic element matching digital/analog conversion system and sigma-delta modulator using the same | |
EP2926459B1 (en) | Enhanced second order noise shaped segmentation and dynamic element matching technique | |
US9219494B2 (en) | Dual mode analog to digital converter | |
US9077369B1 (en) | Delta-sigma modulator having multiple dynamic element matching shufflers | |
CN109815520B (en) | FPGA-based DWA (digital discrete analysis) algorithm applied to multi-bit sigma-delta DAC (digital to analog converter) | |
WO2017037880A1 (en) | Δς modulator, transmitter, and integrator | |
JP2010093683A (en) | Digital/analog conversion circuit and method for correcting output data of the same | |
US7508331B2 (en) | Digital-to-analog converter with dynamic element matching to minimize mismatch error | |
JP5538381B2 (en) | ΔΣ ADC | |
Sun et al. | Digital background calibration in pipelined ADCs using commutated feedback capacitor switching | |
US20190296763A1 (en) | Delta-sigma modulator, electronic device, and method for controlling delta-sigma modulator | |
KR101042989B1 (en) | Delta sigma analog-to-digital converter | |
US7425911B2 (en) | Signal-to-noise ratio when using fewer bits than the number of output bits of an analog to digital converter | |
KR20080041080A (en) | Digitally self-calibrating pipeline analog-to-digital converter and method of calibrating the same | |
Maréchal et al. | Optimal filtering of an incremental second-order MASH11 sigma-delta modulator | |
KR102353342B1 (en) | Fully-passive bandpass sar adc and method for converting analog signal to digital signal using the same | |
US20090224951A1 (en) | Cyclic pipeline analog-to-digital converter | |
KR102380254B1 (en) | Time-interleaved bandpass sar adc and method for mismatch shaping using the same | |
US20210091780A1 (en) | Successive approximation ad converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC.,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, SHENG-JUI;LIN, YUNG-YU;REEL/FRAME:021465/0869 Effective date: 20080826 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |