US20090223832A1 - Method and Apparatus for Preventing Galvanic Corrosion in Semiconductor Processing - Google Patents
Method and Apparatus for Preventing Galvanic Corrosion in Semiconductor Processing Download PDFInfo
- Publication number
- US20090223832A1 US20090223832A1 US12/350,095 US35009509A US2009223832A1 US 20090223832 A1 US20090223832 A1 US 20090223832A1 US 35009509 A US35009509 A US 35009509A US 2009223832 A1 US2009223832 A1 US 2009223832A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- counter
- substrate
- layer
- cleaning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 38
- 238000000034 method Methods 0.000 title claims abstract description 28
- 238000005260 corrosion Methods 0.000 title description 10
- 230000007797 corrosion Effects 0.000 title description 10
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 238000004140 cleaning Methods 0.000 claims abstract description 40
- 239000012530 fluid Substances 0.000 claims abstract description 32
- 239000004020 conductor Substances 0.000 claims abstract description 17
- 229910052751 metal Inorganic materials 0.000 claims description 31
- 239000002184 metal Substances 0.000 claims description 31
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 6
- 238000004210 cathodic protection Methods 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- 239000000463 material Substances 0.000 abstract description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 239000000243 solution Substances 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000008151 electrolyte solution Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000006479 redox reaction Methods 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67028—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
- H01L21/6704—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing
- H01L21/67051—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing using mainly spraying means, e.g. nozzles
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02071—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67023—Apparatus for fluid treatment for general liquid treatment, e.g. etching followed by cleaning
Definitions
- the invention is related to semiconductor processing, in particular to wet cleaning processes.
- the invention is concerned with the prevention of galvanic corrosion of (semi)conductor structures during such process steps.
- a silicon wafer is subjected to a series of process steps referred to as Front End Of Line processing (FEOL), which refers to the steps taking place up to and not including the first metallization steps.
- FEOL Front End Of Line processing
- metal/polysilicon gate structures are produced on the wafer by known production techniques.
- CMOS devices scaling beyond the 65 nm node, short channel effects become dominant, leading to high leakage currents.
- Non-planar device architectures such as Multiple Gate Field Effect Transistor (MUGFET) and in particular the double gated MUGFET structure known as FinFET are considered to overcome this effect.
- MUGFET Multiple Gate Field Effect Transistor
- FinFET the double gated MUGFET structure
- etching of the gate stack is performed in two steps, wherein a metal layer acts as etch stop layer during the first step.
- the wafer surface comprises polySi-stacks, surrounded by and in electrical contact with a metal layer covering the whole of the wafer surface.
- the wafer needs to undergo a cleaning treatment, in order to remove residues from the preceding etch steps.
- Such cleaning typically takes place in an aqueous HF (Hydrofluoric acid) solution, which is an electrolytic solution. This combination however leads to corrosion of the polySi-structures, due to the phenomenon of galvanic corrosion.
- the polysilicon Because of the difference in electrochemical potential of the polysilicon and the surrounding metal, a galvanic cell is generated between these two materials, leading to a spontaneous oxidation-reduction reaction. While the metal acts a cathode, the polysilicon will act as the anode, and will thus be subjected to a forced and unwanted oxidation (i.e. corrosion), during the HF treatment. Specifically, the PolySi structures are underetched by the corrosion.
- semiconductor or other structures comprising a first conductive material are produced on a wafer surface, and are surrounded by and in contact with a layer of a second conductive material, such as a metal layer, said contact taking place between said first and second material.
- the invention aims to provide a method and apparatus for cleaning a semiconductor substrate comprising structures surrounded by and in electrical contact with a conducting or semiconducting layer covering substantially the whole of the substrate surface, wherein corrosion of said structures is prevented.
- the invention is firstly related to a method for cleaning a semiconductor substrate comprising on a surface of the substrate at least one structure comprising a first conducting or semiconducting material, surrounded by a layer of a second conducting or semiconducting material, said layer essentially extending over the totality of said surface, said first and second material being in physical contact, the method comprising the steps of:
- the invention is related to apparatus for cleaning a semiconductor substrate, while protecting a surface of the substrate by a cathodic protection mechanism, said apparatus comprising:
- FIGS. 1 a - 1 e illustrate a typical field of application of the present invention.
- FIG. 2 illustrates the method of the invention, applied to a wafer as shown in FIG. 1 d.
- FIG. 3 illustrates the design of an apparatus according to one embodiment of the invention.
- FIG. 4 illustrates another embodiment of an apparatus according to the invention.
- FIG. 5 illustrates a further embodiment, comprising multiple counter-electrodes.
- FIG. 1 a - 1 e illustrates one of the main fields of application of the invention, which concerns the FEOL processing steps during processing of CMOS (complementary metal-oxide-semiconductor) devices.
- Active areas (I, II) and shallow trench isolation (STI) areas 2 are defined on a substrate 1 .
- a gate stack is formed by depositing a gate dielectric 3 , a gate electrode 4 , 5 and a hard mask layer 6 over the whole substrate ( FIG. 1 a ).
- the gate dielectric 3 comprises at least one layer of dielectric material.
- the gate electrode has conductive properties and comprises at least one layer of metal 4 and a layer of polysilicon (poly-Si) or amorphous silicon (a-Si) 5 , overlying the metal layer.
- the hardmask layer 6 overlying the polySi/a-Si layer can be a Si-based dielectric, such as silicon oxide, silicon nitride or silicon carbide.
- a single etch step is performed to produce the gate stacks as shown in FIG. 1 b.
- the wet removal of the hardmask layer 6 causes severe recess of the buried field oxide. Therefore the etch sequence of the gate stack is modified and the gate is patterned in 2 steps.
- the hardmask 6 and the polySi 5 is patterned using a photoresist mask 7 , stopping on the metal layer 4 as shown in FIG. 1 c for simplicity on planar device architecture.
- Multi-step etching may be necessary in other cases as well, even when the field oxide protection is not the main consideration.
- Gate electrodes comprising multiple layers (poly and one or more metal layers for example) may require etching in two or more steps, the number of steps being in relation to the number of layers present.
- the photoresist 7 and the hardmask layer 6 are removed ( FIG. 1 d ).
- Wet cleaning solutions most preferably HF-based solutions are used to remove the photoresist residues and the hardmask 6 .
- the metal layer 4 comprises a noble metal
- the cleaning solution used to remove the resist residues and the hardmask 6 is a HF-based mixture
- an under-etching (attack) of the polysilicon layer 5 occurs, because of the galvanic corrosion effect, as shown in FIG. 1 e.
- a second etch step (not shown), the metal layer 4 and the gate dielectric 3 are etched, using the polySi/a-Si layer 5 as mask layer.
- a conventional FEOL process flow comprises junction formation (implantation and thermal annealing), dielectric spacers definition and silicidation.
- FIG. 1 d therefore shows an example of a substrate which is treatable by the method or in the apparatus of the invention. It concerns a semiconductor substrate 1 , preferably Si, comprising at least one elevated semiconductor structure 5 on its surface, preferably a polySi stack or a plurality of polySi stacks. Said at least one structure is surrounded by a metal layer 4 , extending substantially over the entire surface of the substrate and being in electrical contact with the structures 5 .
- This type of substrate is typically an intermediate product during FEOL CMOS processing. Other applications are however possible.
- the term ‘surrounding’ means that the semiconductor structures may be present on top of a continuous metal layer (case shown in FIG. 1 d ), or that the metal layer is adjacent to the structures (illustrated e.g. by FIG. 2 ). In both cases, the metal layer and the structures are in electrical contact.
- the structures 5 are structures comprising a first conducting or semiconducting material, e.g. comprising a layer of such a material, and said structures 5 are surrounded (as defined above) by a layer of a second conducting or semiconducting material (preferably metal), wherein the first and second material are in physical contact and have a mutually different electrochemical potential.
- the structures 5 may comprise multiple layers of metal and/or semiconductor material.
- Substrate 1 can comprise any semiconducting material including, but not limited to: Si, Ge, SiGe, GaAs, InAs, InP and other III/V semiconductor compounds.
- Semiconductor substrate 1 can also be a layered substrate comprising the same or different semiconducting material, e.g., Si/Si or Si/SiGe, as well as a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- the method of the invention comprises the steps of:
- the abovementioned electrochemical potential difference and/or the polarity of the voltage applied by the external power source are such that the counter-electrode works as an anode in the galvanic cell defined by the substrate surface comprising metal layer and semiconductor structures, the fluid and the counter-electrode.
- the entire metal covered surface of the substrate then works as a cathode. In this way, cathodic protection of the metal layer 4 and of the semiconductor structures 5 is obtained.
- impressed current cathodic protection ICCP
- the counter-electrode is ‘facing’ the substrate surface, in other words: the counter-electrode has a surface which is put at a given distance from the substrate surface so that the counter-electrode surface covers at least a portion of the substrate surface.
- the distance is preferably relatively short (order of mm).
- the invention is thus not related to embodiments wherein a counter-electrode is present in a separate container.
- the counter-electrode is flat, preferably circular-shaped, and positioned essentially parallel to the substrate surface which can be the surface of a circular semiconductor wafer. As explained later, the counter-electrode can equally have a concave-like surface.
- Another embodiment is related to multiple electrodes arranged at various distances over the surface.
- the electrolytic cleaning fluid can be a liquid or a mixture of a liquid and a gas.
- aqueous HF solution may be used. This solution can be mixed with nitrogen gas.
- the cleaning fluid comprises substantially no metal ions.
- a cleaning fluid is supplied to the space between the substrate and the counter-electrode.
- this supply involves a continuous movement of cleaning fluid over the surface of the substrate. This can be obtained by supplying fluid in one or more locations, e.g. through nozzles, and draining the fluid at other locations, e.g. at the edges of the substrate.
- the substrate is preferably rotated. The rotation speed may be up to 2000 rpm.
- FIG. 3 is a schematic view of an apparatus according to the invention.
- the apparatus comprises a support portion 10 , provided with a number of clamping and contact pins 11 .
- the pins are provided with a contact surface 12 that contacts the upper surface of a wafer/substrate 13 . While being contacted thus, the wafer is clamped between the pins in an adequate manner.
- the counter-electrode 20 is present above the wafer surface.
- the counter-electrode in this embodiment is circular and essentially concentrically positioned with respect to the equally circular wafer. Other shapes of the substrate and electrode are possible.
- a power source 22 is connected between the pins 11 and the counter electrode 20 .
- a means for supplying a cleaning fluid is provided, for example a nozzle 14 .
- a central opening 15 is provided in the counter-electrode 20 , and the nozzle 14 is arranged to supply fluid centrally through said central opening 15 .
- Said cleaning fluid is thus induced to flow outward from the central opening towards the edges of the wafer, where it is drained in an appropriate way, as indicated by the arrows in FIG. 3 .
- Other ways of supplying the fluid to the space between the wafer and the counter-electrode can be imagined by the skilled person, and are within the scope of the present invention.
- the support portion 10 may be rotatable, in which case adequate measures need to be taken to ensure the contact between the rotating pins 11 and the power source 22 .
- the pins and the wafer are rotating together as one piece.
- the rotation speed may be up to 2000 RPM.
- the counter-electrode 20 has a specially designed and optimized cross section towards the wafer surface (for instance a concave-like shape), as shown in FIG. 4 .
- This embodiment is apt to diminish an overprotection taking place at the wafer's edges.
- the protection can be non-uniform over the wafer because of the non-uniform resistivity of the metal layer.
- the potential drop at the wafer surface from the edge to the center can be decreased by an optimized counter electrode shape, such as the shape shown in FIG. 4 .
- the distance between the wafer and the counter-electrode is substantially constant on a central portion of the wafer, and is diverging on an external portion of the wafer.
- Other shapes of the electrode are possible, as can be appreciated by the skilled person.
- the size and number of counter-electrodes can also differ from the embodiment shown in FIG. 4 .
- a single electrode of smaller size can be positioned to protect only a portion of the wafer surface.
- FIG. 5 shows another possible embodiment, comprising a set of different counter-electrodes 30 , arranged in a grid, each electrode facing the wafer surface, each electrode being connected to the wafer surface via the power source 22 .
- means are advantageously provided to adjust the vertical position of the individual electrodes with respect to the wafer surface, in order to position electrodes at the optimum distance from the wafer surface.
- electrodes placed on the outer circumference of the wafer surface may be positioned at a larger distance from the wafer than electrodes placed in the center (as illustrated in FIG. 5 ).
- This embodiment also allows to minimize the influence of the hydrodynamics of the cleaning fluid, which might be more likely to interfere with the cleaning performance when one massive counter-electrode is used.
- the embodiment with multiple counter-electrodes arranged in a grid allows the possibility to use a scanning nozzle that can provide the cleaning fluid through the openings of the grid.
- the wafer and the counter-electrode are submerged together in a bath of the cleaning fluid.
- the counter-electrode 20 is preferably essentially inert to the cleaning fluid, so that substantially no contamination of the substrate is generated.
- the counter-electrode can be a platinum electrode or a platinum-covered electrode (e.g. a semiconductor material/wafer covered with a layer of platinum). Applied current densities may be between 100 mA/m2 and 1 A/m2.
- the present invention can be applied in different areas. There are applications for logic and for memory circuits. For logic, this is the metal gate/poly coupling in HF as described above or double metal gate stacks applications. For memory, the gate stack may have an additional layer (for instance W) to increase the conductivity.
- additional layer for instance W
- the invention is related to the processing of any conductive stack by sequence of dry etching and cleaning (under cathodic protection), avoiding the corrosion (in particular galvanic enhanced corrosion) during the cleaning, leading to a well defined gate profile.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Abstract
Description
- The present application claims priority to European Patent Application EP 08150201.5 filed in the EPO Patent Office on Jan. 11, 2008, the entire contents of which is incorporated herein by reference.
- 1. Field of the Invention
- The invention is related to semiconductor processing, in particular to wet cleaning processes. The invention is concerned with the prevention of galvanic corrosion of (semi)conductor structures during such process steps.
- 2. Description of the Related Art
- In integrated circuit process technology, a silicon wafer is subjected to a series of process steps referred to as Front End Of Line processing (FEOL), which refers to the steps taking place up to and not including the first metallization steps. During FEOL, metal/polysilicon gate structures are produced on the wafer by known production techniques. With CMOS devices scaling beyond the 65 nm node, short channel effects become dominant, leading to high leakage currents. Non-planar device architectures such as Multiple Gate Field Effect Transistor (MUGFET) and in particular the double gated MUGFET structure known as FinFET are considered to overcome this effect. However, these structures represent a challenge in terms of gate patterning and processing. In the case of metal gate FinFET structures, in order to avoid severe recess of the buried field oxide, etching of the gate stack is performed in two steps, wherein a metal layer acts as etch stop layer during the first step. As a result, the wafer surface comprises polySi-stacks, surrounded by and in electrical contact with a metal layer covering the whole of the wafer surface. At this stage, the wafer needs to undergo a cleaning treatment, in order to remove residues from the preceding etch steps. Such cleaning typically takes place in an aqueous HF (Hydrofluoric acid) solution, which is an electrolytic solution. This combination however leads to corrosion of the polySi-structures, due to the phenomenon of galvanic corrosion. Because of the difference in electrochemical potential of the polysilicon and the surrounding metal, a galvanic cell is generated between these two materials, leading to a spontaneous oxidation-reduction reaction. While the metal acts a cathode, the polysilicon will act as the anode, and will thus be subjected to a forced and unwanted oxidation (i.e. corrosion), during the HF treatment. Specifically, the PolySi structures are underetched by the corrosion.
- The same problem may occur during other processes where during a stage of the process, semiconductor or other structures comprising a first conductive material are produced on a wafer surface, and are surrounded by and in contact with a layer of a second conductive material, such as a metal layer, said contact taking place between said first and second material.
- The invention aims to provide a method and apparatus for cleaning a semiconductor substrate comprising structures surrounded by and in electrical contact with a conducting or semiconducting layer covering substantially the whole of the substrate surface, wherein corrosion of said structures is prevented.
- The invention is firstly related to a method for cleaning a semiconductor substrate comprising on a surface of the substrate at least one structure comprising a first conducting or semiconducting material, surrounded by a layer of a second conducting or semiconducting material, said layer essentially extending over the totality of said surface, said first and second material being in physical contact, the method comprising the steps of:
-
- providing said substrate,
- positioning a counter-electrode facing said substrate surface,
- supplying an electrolytic fluid to the space between said surface and the electrode, said counter-electrode acting as an anode in the galvanic cell defined by the substrate surface, the cleaning fluid and the counter-electrode.
- Furthermore, the invention is related to apparatus for cleaning a semiconductor substrate, while protecting a surface of the substrate by a cathodic protection mechanism, said apparatus comprising:
-
- a holder for holding a substrate, said holder comprising a means for clamping said substrate (1,13),
- at least one counter-electrode, arranged to be placed facing said substrate surface,
- a means for supplying a cleaning fluid to the space between said counter-electrode and said surface.
- Specific embodiments of the method and apparatus of the invention are disclosed in combinations of the independent claims with one or more of the dependent claims.
-
FIGS. 1 a-1 e illustrate a typical field of application of the present invention. -
FIG. 2 illustrates the method of the invention, applied to a wafer as shown inFIG. 1 d. -
FIG. 3 illustrates the design of an apparatus according to one embodiment of the invention. -
FIG. 4 illustrates another embodiment of an apparatus according to the invention. -
FIG. 5 illustrates a further embodiment, comprising multiple counter-electrodes. -
FIG. 1 a-1 e illustrates one of the main fields of application of the invention, which concerns the FEOL processing steps during processing of CMOS (complementary metal-oxide-semiconductor) devices. Active areas (I, II) and shallow trench isolation (STI)areas 2 are defined on asubstrate 1. A gate stack is formed by depositing a gate dielectric 3, agate electrode hard mask layer 6 over the whole substrate (FIG. 1 a). The gate dielectric 3 comprises at least one layer of dielectric material. The gate electrode has conductive properties and comprises at least one layer ofmetal 4 and a layer of polysilicon (poly-Si) or amorphous silicon (a-Si) 5, overlying the metal layer. Thehardmask layer 6 overlying the polySi/a-Si layer can be a Si-based dielectric, such as silicon oxide, silicon nitride or silicon carbide. - In standard CMOS processing, a single etch step is performed to produce the gate stacks as shown in
FIG. 1 b. In the case of FinFETs, the wet removal of thehardmask layer 6 causes severe recess of the buried field oxide. Therefore the etch sequence of the gate stack is modified and the gate is patterned in 2 steps. In a first step thehardmask 6 and thepolySi 5 is patterned using aphotoresist mask 7, stopping on themetal layer 4 as shown inFIG. 1 c for simplicity on planar device architecture. Multi-step etching may be necessary in other cases as well, even when the field oxide protection is not the main consideration. Gate electrodes comprising multiple layers (poly and one or more metal layers for example) may require etching in two or more steps, the number of steps being in relation to the number of layers present. - After the first etch step, the
photoresist 7 and thehardmask layer 6 are removed (FIG. 1 d). Wet cleaning solutions, most preferably HF-based solutions are used to remove the photoresist residues and thehardmask 6. When themetal layer 4 comprises a noble metal and the cleaning solution used to remove the resist residues and thehardmask 6 is a HF-based mixture, an under-etching (attack) of thepolysilicon layer 5 occurs, because of the galvanic corrosion effect, as shown inFIG. 1 e. - In a second etch step (not shown), the
metal layer 4 and the gate dielectric 3 are etched, using the polySi/a-Si layer 5 as mask layer. After gate patterning a conventional FEOL process flow comprises junction formation (implantation and thermal annealing), dielectric spacers definition and silicidation. -
FIG. 1 d therefore shows an example of a substrate which is treatable by the method or in the apparatus of the invention. It concerns asemiconductor substrate 1, preferably Si, comprising at least one elevatedsemiconductor structure 5 on its surface, preferably a polySi stack or a plurality of polySi stacks. Said at least one structure is surrounded by ametal layer 4, extending substantially over the entire surface of the substrate and being in electrical contact with thestructures 5. This type of substrate is typically an intermediate product during FEOL CMOS processing. Other applications are however possible. The term ‘surrounding’ means that the semiconductor structures may be present on top of a continuous metal layer (case shown inFIG. 1 d), or that the metal layer is adjacent to the structures (illustrated e.g. byFIG. 2 ). In both cases, the metal layer and the structures are in electrical contact. - Generally, according to the invention, the
structures 5 are structures comprising a first conducting or semiconducting material, e.g. comprising a layer of such a material, and saidstructures 5 are surrounded (as defined above) by a layer of a second conducting or semiconducting material (preferably metal), wherein the first and second material are in physical contact and have a mutually different electrochemical potential. Thestructures 5 may comprise multiple layers of metal and/or semiconductor material.Substrate 1 can comprise any semiconducting material including, but not limited to: Si, Ge, SiGe, GaAs, InAs, InP and other III/V semiconductor compounds.Semiconductor substrate 1 can also be a layered substrate comprising the same or different semiconducting material, e.g., Si/Si or Si/SiGe, as well as a silicon-on-insulator (SOI) substrate. - According to a preferred embodiment, illustrated by
FIG. 2 , the method of the invention comprises the steps of: -
- Providing a substrate as described above, i.e. provided with said structure(s) 5 on its surface, surrounded by a layer of conducting or semiconducting material, preferably metal. For the sake of conciseness, the following description refers to semiconductor structures and a metal layer, but these terms can be replaced by ‘structures comprising first conducting or semiconducting material’ and ‘layer of second conducting or semiconducting material’, respectively, throughout the description.
- Positioning a counter-electrode 20 facing said surface,
- Supplying an
electrolytic cleaning fluid 21 to the space between the substrate surface and the electrode, - Using and/or actively applying a voltage difference between the metal layer present on the substrate surface, and the counter-electrode. The voltage difference may be due to a difference in electrochemical potential between the
metal layer 4 and thecounter electrode 20, or it may be obtained or further enhanced by apower source 22 connected between the counter-electrode and the metal layer. - The preceding steps are preferably followed by standard rinsing and/or drying steps to produce a clean substrate. During rinsing and/or drying steps the counter-electrode is not required: it can be removed from the cleaning chamber or the distance between the counter-electrode and the substrate can be increased.
- The abovementioned electrochemical potential difference and/or the polarity of the voltage applied by the external power source are such that the counter-electrode works as an anode in the galvanic cell defined by the substrate surface comprising metal layer and semiconductor structures, the fluid and the counter-electrode. The entire metal covered surface of the substrate then works as a cathode. In this way, cathodic protection of the
metal layer 4 and of thesemiconductor structures 5 is obtained. When an external voltage is applied, impressed current cathodic protection (ICCP) takes place. - The counter-electrode is ‘facing’ the substrate surface, in other words: the counter-electrode has a surface which is put at a given distance from the substrate surface so that the counter-electrode surface covers at least a portion of the substrate surface. The distance is preferably relatively short (order of mm). The invention is thus not related to embodiments wherein a counter-electrode is present in a separate container. According to one embodiment, the counter-electrode is flat, preferably circular-shaped, and positioned essentially parallel to the substrate surface which can be the surface of a circular semiconductor wafer. As explained later, the counter-electrode can equally have a concave-like surface. Another embodiment is related to multiple electrodes arranged at various distances over the surface.
- The electrolytic cleaning fluid can be a liquid or a mixture of a liquid and a gas. For example in the case of FEOL CMOS processing, an aqueous HF solution may be used. This solution can be mixed with nitrogen gas. The cleaning fluid comprises substantially no metal ions.
- In the method of the invention, a cleaning fluid is supplied to the space between the substrate and the counter-electrode. According to the preferred embodiment, this supply involves a continuous movement of cleaning fluid over the surface of the substrate. This can be obtained by supplying fluid in one or more locations, e.g. through nozzles, and draining the fluid at other locations, e.g. at the edges of the substrate. During the cleaning step, the substrate is preferably rotated. The rotation speed may be up to 2000 rpm.
-
FIG. 3 is a schematic view of an apparatus according to the invention. The apparatus comprises asupport portion 10, provided with a number of clamping and contact pins 11. Four pins are shown in the drawing but more are possible. The pins are provided with acontact surface 12 that contacts the upper surface of a wafer/substrate 13. While being contacted thus, the wafer is clamped between the pins in an adequate manner. Above the wafer surface, the counter-electrode 20 is present. The counter-electrode in this embodiment is circular and essentially concentrically positioned with respect to the equally circular wafer. Other shapes of the substrate and electrode are possible. Apower source 22 is connected between thepins 11 and thecounter electrode 20. A means for supplying a cleaning fluid is provided, for example anozzle 14. In the embodiment ofFIG. 3 , acentral opening 15 is provided in the counter-electrode 20, and thenozzle 14 is arranged to supply fluid centrally through saidcentral opening 15. Said cleaning fluid is thus induced to flow outward from the central opening towards the edges of the wafer, where it is drained in an appropriate way, as indicated by the arrows inFIG. 3 . Other ways of supplying the fluid to the space between the wafer and the counter-electrode can be imagined by the skilled person, and are within the scope of the present invention. - The
support portion 10 may be rotatable, in which case adequate measures need to be taken to ensure the contact between therotating pins 11 and thepower source 22. The pins and the wafer are rotating together as one piece. The rotation speed may be up to 2000 RPM. - According to another embodiment, the counter-electrode 20 has a specially designed and optimized cross section towards the wafer surface (for instance a concave-like shape), as shown in
FIG. 4 . This embodiment is apt to diminish an overprotection taking place at the wafer's edges. With a flat counter-electrode, the protection can be non-uniform over the wafer because of the non-uniform resistivity of the metal layer. The potential drop at the wafer surface from the edge to the center can be decreased by an optimized counter electrode shape, such as the shape shown inFIG. 4 . In this particular embodiment, the distance between the wafer and the counter-electrode is substantially constant on a central portion of the wafer, and is diverging on an external portion of the wafer. Other shapes of the electrode are possible, as can be appreciated by the skilled person. - The size and number of counter-electrodes can also differ from the embodiment shown in
FIG. 4 . A single electrode of smaller size can be positioned to protect only a portion of the wafer surface. -
FIG. 5 shows another possible embodiment, comprising a set ofdifferent counter-electrodes 30, arranged in a grid, each electrode facing the wafer surface, each electrode being connected to the wafer surface via thepower source 22. In this embodiment, means are advantageously provided to adjust the vertical position of the individual electrodes with respect to the wafer surface, in order to position electrodes at the optimum distance from the wafer surface. For example, electrodes placed on the outer circumference of the wafer surface may be positioned at a larger distance from the wafer than electrodes placed in the center (as illustrated inFIG. 5 ). This embodiment also allows to minimize the influence of the hydrodynamics of the cleaning fluid, which might be more likely to interfere with the cleaning performance when one massive counter-electrode is used. The embodiment with multiple counter-electrodes arranged in a grid allows the possibility to use a scanning nozzle that can provide the cleaning fluid through the openings of the grid. - According to another embodiment, the wafer and the counter-electrode are submerged together in a bath of the cleaning fluid.
- In the method and apparatus of the invention, the counter-electrode 20 is preferably essentially inert to the cleaning fluid, so that substantially no contamination of the substrate is generated. In the case of HF, the counter-electrode can be a platinum electrode or a platinum-covered electrode (e.g. a semiconductor material/wafer covered with a layer of platinum). Applied current densities may be between 100 mA/m2 and 1 A/m2.
- The present invention can be applied in different areas. There are applications for logic and for memory circuits. For logic, this is the metal gate/poly coupling in HF as described above or double metal gate stacks applications. For memory, the gate stack may have an additional layer (for instance W) to increase the conductivity.
- The invention is related to the processing of any conductive stack by sequence of dry etching and cleaning (under cathodic protection), avoiding the corrosion (in particular galvanic enhanced corrosion) during the cleaning, leading to a well defined gate profile.
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08150201.5A EP2079099B1 (en) | 2008-01-11 | 2008-01-11 | Method and apparatus for preventing galvanic corrosion in semiconductor processing |
EP08150201.5 | 2008-01-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090223832A1 true US20090223832A1 (en) | 2009-09-10 |
Family
ID=39462065
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/350,095 Abandoned US20090223832A1 (en) | 2008-01-11 | 2009-01-07 | Method and Apparatus for Preventing Galvanic Corrosion in Semiconductor Processing |
Country Status (3)
Country | Link |
---|---|
US (1) | US20090223832A1 (en) |
EP (1) | EP2079099B1 (en) |
JP (1) | JP2009218573A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018200300A1 (en) | 2017-04-25 | 2018-11-01 | Illumina, Inc. | Sensors having integrated protection circuitry |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010165757A (en) * | 2009-01-13 | 2010-07-29 | Mtk:Kk | Wet processing device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020166570A1 (en) * | 2001-05-11 | 2002-11-14 | Chung-Tai Chen | Cleaning method for semiconductor manufacturing process to prevent metal corrosion |
US20030168351A1 (en) * | 2002-03-06 | 2003-09-11 | Basol Erol C. | Method and apparatus for planar material removal technique using multi-phase process environment |
US6802945B2 (en) * | 2003-01-06 | 2004-10-12 | Megic Corporation | Method of metal sputtering for integrated circuit metal routing |
US20040222100A1 (en) * | 2003-04-29 | 2004-11-11 | Basol Bulent M | Process and system for providing electrochemical processing solution with reduced oxygen and gas content |
US20050155869A1 (en) * | 2004-01-20 | 2005-07-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electropolishing method for removing particles from wafer surface |
US7190079B2 (en) * | 2003-07-03 | 2007-03-13 | International Business Machines Corporation | Selective capping of copper wiring |
US7250104B2 (en) * | 2003-08-08 | 2007-07-31 | Novellus Systems, Inc. | Method and system for optically enhanced metal planarization |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI224578B (en) * | 2001-01-18 | 2004-12-01 | Ibm | Fabrication of silicon micro mechanical structures |
JP2003193300A (en) * | 2001-12-26 | 2003-07-09 | Sony Corp | Method of manufacturing semiconductor device, electrolytic etching apparatus and apparatus for manufactured semiconductor |
JP2005005351A (en) * | 2003-06-10 | 2005-01-06 | Sharp Corp | Wet stripping/cleaning method and wet stripping/cleaning equipment |
US20070254558A1 (en) * | 2004-08-27 | 2007-11-01 | Masako Kodera | Polishing Apparatus and Polishing Method |
JP2006062047A (en) * | 2004-08-27 | 2006-03-09 | Ebara Corp | Polishing device and polishing method |
JP2006181426A (en) * | 2004-12-27 | 2006-07-13 | Dainippon Screen Mfg Co Ltd | Apparatus and method for treatment of substrate |
KR20070049278A (en) * | 2005-11-08 | 2007-05-11 | 삼성전자주식회사 | Wiring, thin film transistor substrate and method of manufacturing the same |
-
2008
- 2008-01-11 EP EP08150201.5A patent/EP2079099B1/en not_active Not-in-force
-
2009
- 2009-01-07 US US12/350,095 patent/US20090223832A1/en not_active Abandoned
- 2009-01-08 JP JP2009002685A patent/JP2009218573A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020166570A1 (en) * | 2001-05-11 | 2002-11-14 | Chung-Tai Chen | Cleaning method for semiconductor manufacturing process to prevent metal corrosion |
US20030168351A1 (en) * | 2002-03-06 | 2003-09-11 | Basol Erol C. | Method and apparatus for planar material removal technique using multi-phase process environment |
US6802945B2 (en) * | 2003-01-06 | 2004-10-12 | Megic Corporation | Method of metal sputtering for integrated circuit metal routing |
US20040222100A1 (en) * | 2003-04-29 | 2004-11-11 | Basol Bulent M | Process and system for providing electrochemical processing solution with reduced oxygen and gas content |
US7190079B2 (en) * | 2003-07-03 | 2007-03-13 | International Business Machines Corporation | Selective capping of copper wiring |
US7250104B2 (en) * | 2003-08-08 | 2007-07-31 | Novellus Systems, Inc. | Method and system for optically enhanced metal planarization |
US20050155869A1 (en) * | 2004-01-20 | 2005-07-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electropolishing method for removing particles from wafer surface |
Non-Patent Citations (1)
Title |
---|
About: Chemistry. "Electrochemical cells: galvanic and electrolytic cells." 12 Nov 2006 capture of using Wayback Machine Internet Archive * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018200300A1 (en) | 2017-04-25 | 2018-11-01 | Illumina, Inc. | Sensors having integrated protection circuitry |
CN109477799A (en) * | 2017-04-25 | 2019-03-15 | 伊鲁米那股份有限公司 | Sensor with integrated protection circuit |
KR20190134457A (en) * | 2017-04-25 | 2019-12-04 | 일루미나, 인코포레이티드 | Sensor with integrated protection circuit |
TWI679418B (en) * | 2017-04-25 | 2019-12-11 | 美商伊路米納有限公司 | Sensors having integrated protection circuitry and methods of providing corrosion protection to sensors |
RU2766538C2 (en) * | 2017-04-25 | 2022-03-15 | Иллюмина, Инк. | Sensors with integrated protection circuit |
US11680906B2 (en) | 2017-04-25 | 2023-06-20 | Illumina, Inc. | Sensors having integrated protection circuitry |
AU2018258080B2 (en) * | 2017-04-25 | 2023-07-13 | Illumina, Inc. | Sensors having integrated protection circuitry |
KR102576273B1 (en) | 2017-04-25 | 2023-09-07 | 일루미나, 인코포레이티드 | Sensor with integrated protection circuit |
IL263400B1 (en) * | 2017-04-25 | 2023-10-01 | Illumina Inc | Sensors having integrated protection circuitry |
Also Published As
Publication number | Publication date |
---|---|
EP2079099A1 (en) | 2009-07-15 |
JP2009218573A (en) | 2009-09-24 |
EP2079099B1 (en) | 2015-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7291556B2 (en) | Method for forming small features in microelectronic devices using sacrificial layers | |
KR101124129B1 (en) | Semiconductor device manufacturing method | |
US20070287255A1 (en) | Protection of three dimensional transistor structures during gate stack etch | |
KR20060127173A (en) | Semiconductor device manufacturing method and insulating film etching method | |
KR20050120785A (en) | Process for forming dual metal gate structures | |
US6727187B2 (en) | Fabrication method for semiconductor device | |
CN110718462B (en) | Method for fabricating semiconductor structure on semiconductor wafer | |
US20090223832A1 (en) | Method and Apparatus for Preventing Galvanic Corrosion in Semiconductor Processing | |
TWI469261B (en) | Method for reducing defects of gate of cmos devices during cleaning processes by modifying a parasitic pn junction | |
KR100374227B1 (en) | Manufacturing method for semiconductor device | |
US7262141B2 (en) | Methods for cleaning a semiconductor substrate having a recess channel region | |
KR20090083654A (en) | Transistor having metal silicide and method of manufacturing the same, method of manufacturing a semiconductor device using the same | |
KR100443087B1 (en) | Method for forming silicide film of semiconductor device | |
KR100450667B1 (en) | Method for forming grooves in semiconductor device elongated effective channel length | |
CN108305830A (en) | Semiconductor structure and forming method thereof | |
US7183223B1 (en) | Methods for forming small contacts | |
US20190181047A1 (en) | Structure and method of forming self aligned contacts in semiconductor device | |
KR100399446B1 (en) | Manufacturing method for semiconductor device | |
KR20050122652A (en) | Method for forming transistor in cmos semiconductor device | |
KR20010045019A (en) | Contact fabricating method for semiconductor device | |
KR20040008711A (en) | Method for fabricating gate electrode in semiconductor device | |
KR20030053169A (en) | Method for forming salicide of semiconductor device | |
KR20040002275A (en) | Forming method for field oxide of semiconductor device | |
KR19990026244A (en) | Dualization of Contact Hole Formation | |
KR20030057880A (en) | Method of manufacturing a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KATHOLIEKE UNIVERSITEIT LEUVEN, K.U. LEUVEN R&D, B Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARAUD, SYLVAIN;VOS, RITA;LEUNISSEN, LEONARDUS;AND OTHERS;REEL/FRAME:022730/0634;SIGNING DATES FROM 20090205 TO 20090525 Owner name: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC), Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARAUD, SYLVAIN;VOS, RITA;LEUNISSEN, LEONARDUS;AND OTHERS;REEL/FRAME:022730/0634;SIGNING DATES FROM 20090205 TO 20090525 |
|
AS | Assignment |
Owner name: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC), Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF ASSIGNEES PREVIOUSLY RECORDED ON REEL 022730 FRAME 0634;ASSIGNORS:GARAUD, SYLVAIN;VOS, RITA;LEUNISSEN, LEONARDUS;AND OTHERS;REEL/FRAME:022782/0619;SIGNING DATES FROM 20090205 TO 20090525 Owner name: KATHOLIEKE UNIVERSITEIT LEUVEN, K.U. LEUVEN R&D, B Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF ASSIGNEES PREVIOUSLY RECORDED ON REEL 022730 FRAME 0634;ASSIGNORS:GARAUD, SYLVAIN;VOS, RITA;LEUNISSEN, LEONARDUS;AND OTHERS;REEL/FRAME:022782/0619;SIGNING DATES FROM 20090205 TO 20090525 |
|
AS | Assignment |
Owner name: IMEC, BELGIUM Free format text: CHANGE OF NAME;ASSIGNOR:INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC);REEL/FRAME:023594/0846 Effective date: 19840116 Owner name: IMEC,BELGIUM Free format text: CHANGE OF NAME;ASSIGNOR:INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC);REEL/FRAME:023594/0846 Effective date: 19840116 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |