US20090140436A1 - Method for forming a via in a substrate and substrate with a via - Google Patents
Method for forming a via in a substrate and substrate with a via Download PDFInfo
- Publication number
- US20090140436A1 US20090140436A1 US12/241,219 US24121908A US2009140436A1 US 20090140436 A1 US20090140436 A1 US 20090140436A1 US 24121908 A US24121908 A US 24121908A US 2009140436 A1 US2009140436 A1 US 2009140436A1
- Authority
- US
- United States
- Prior art keywords
- insulating material
- substrate
- forming
- conductive metal
- polymer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a method for forming a via in a substrate and a substrate with a via, and more particularly to a method for forming an insulating layer on a side wall of a via in a substrate by utilizing a polymer and a substrate with the via.
- FIGS. 1 to 3 show schematic views of a conventional method for forming a via in a substrate.
- a substrate 1 is provided.
- the substrate 1 has a first surface 11 and a second surface 12 .
- a plurality of grooves 13 are formed on the first surface 11 of the substrate 1 .
- An insulating layer 14 is then formed on the side wall of the grooves 13 by chemical vapor deposition, and a plurality of accommodating spaces 15 are formed.
- the material of the insulating layer 14 is usually silicon dioxide.
- the accommodating spaces 15 are filled with a conductive metal 16 .
- the material of the conductive metal 16 is usually copper.
- the first surface 11 and the second surface 12 of the substrate 1 are ground or etched so as to expose the conductive metal 16 , as shown in FIG. 3 .
- the insulating layer 14 is formed by chemical vapor deposition, so that the thickness of the insulating layer 14 on the side wall of the grooves 13 is limited, and is usually under 0.5 ⁇ m.
- the thickness of the insulating layer 14 on the side wall of the grooves 13 is not even, that is, the thickness of the insulating layer 14 on the upper side wall of the grooves 13 is not exactly equal to that on the lower side wall of the grooves 13 .
- the electrical capacity is not uniform.
- the present invention is directed to a method for forming a via in a substrate.
- the method comprises the following steps: (a) providing a substrate having a first surface and a second surface; (b) forming a groove that has a side wall and a bottom wall on the first surface of the substrate; (c) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove; (d) forming a center insulating material in the central groove; (e) forming an annular groove that surrounds the first conductive metal on the first surface of the substrate; (f) forming a first insulating material in the annular groove; and (g) removing part of the second surface of the substrate to expose the first conductive metal, the center insulating material and the first insulating material.
- the present invention is further directed to a method for forming a via in a substrate.
- the method comprises the following steps: (a) providing a substrate having a first surface and a second surface; (b) forming an annular groove and a pillar on the first surface of the substrate so that the annular groove surrounds the pillar; (c) forming a first insulating material in the annular groove; (d) removing the pillar of the substrate so as to form a groove that has a side wall and a bottom wall on the substrate; (e) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove; (f) forming a center insulating material in the central groove; and (g) removing part of the second surface of the substrate to expose the first conductive metal, the first insulating material and the center insulating material.
- the present invention is further directed to a substrate with a via.
- the substrate comprises a substrate, a first insulating material, a center insulating material and a first conductive metal.
- the substrate has a first surface, a second surface and a via.
- the via penetrates the substrate, and has an inner side wall.
- the first insulating material is a hollow pillar disposed on the inner side wall of the via.
- the center insulating material is a solid pillar, disposed at the center of the via, and spaced from the first insulating material.
- the first conductive metal is disposed between the first insulating material and the center insulating material, and surrounds the center insulating material so as to form a hollow pillar.
- the present invention is further directed to a substrate with a via.
- the substrate comprises a substrate, a first insulating material and a plurality of grooves.
- the substrate has a first surface, a second surface and a via.
- the via penetrates the substrate, and has an inner side wall.
- the first insulating material is disposed in the via and adhered to the inner side wall of the via.
- the grooves are disposed in the first insulating material; each of the grooves penetrates the first insulating material, and comprises a third insulating material and a third conductive metal.
- the third insulating material is a solid pillar disposed at the center of the groove, and the third conductive metal surrounds the third insulating material.
- thicker insulating material can be formed in the via. Also, the thickness of the insulating material in the via is even. Moreover, the polymer is used as an insulating material in the present invention, so polymers with different materials can be chosen for specific processes.
- FIGS. 1 to 3 are schematic views of a conventional method for forming a via in a substrate
- FIGS. 4 to 21 are schematic views of a method for forming a via in a substrate according to a first embodiment of the present invention
- FIGS. 22 to 39 are schematic views of a method for forming a via in a substrate according to a second embodiment of the present invention.
- FIG. 40 is a schematic view of a substrate with a via according to a third embodiment of the present invention.
- FIGS. 41 and 42 are schematic views of a substrate with a via according to a fourth embodiment of the present invention.
- FIGS. 43 and 44 are schematic views of a substrate with a via according to a fifth embodiment of the present invention.
- FIGS. 4 to 21 show schematic views of a method for forming a via in a substrate according to a first embodiment of the present invention.
- a substrate 21 is provided.
- the substrate 21 has a first surface 211 and a second surface 212 .
- the substrate 21 is, for example, a wafer or a silicon substrate.
- a groove 231 ( FIG. 6 ) is formed on the first surface 211 of the substrate 21 .
- the groove 231 has a side wall 232 and a bottom wall 233 .
- a first photo resist layer 241 is formed on the first surface 211 of the substrate 21
- a first opening 242 is formed on the first photo resist layer 241 .
- the groove 231 is formed on the substrate 21 by etching according to the first opening 242 .
- the groove 231 is disposed on the first surface 211 of the substrate 21 , and has the side wall 232 and the bottom wall 233 .
- the first photo resist layer 241 is then removed.
- a first conductive metal 222 is formed on the side wall 232 and the bottom wall 233 of the groove 231 and the first surface 211 of the substrate 21 by electroplating, so as to form a central groove 234 .
- the material of the first conductive metal 222 is copper.
- a center insulating material 223 is formed in the central groove 234 .
- the center insulating material 223 is a polymer 263 .
- the method for forming the center insulating material 223 in the central groove 234 includes but is not limited to the following three methods.
- the first method is that the polymer 263 is dispersed on the first surface 211 of the substrate 21 , and the position of the polymer 263 corresponds to the central groove 234 , as shown in FIG. 8 .
- the polymer 263 can be partially dispersed at a position corresponding to the central groove 234 .
- the polymer 263 is impelled into the central groove 234 by vacuuming so as to form the center insulating material 223 , as shown in FIG. 9 .
- the second method is that a plurality of first vents 237 are formed to connect the central groove 234 to the second surface 212 of the substrate 21 , as shown in FIG. 10 , a top view of the substrate 21 , and FIG. 11 , a cross-sectional view along line 11 - 11 in FIG. 10 .
- the polymer 263 is dispersed on the first surface 211 of the substrate 21 , and the position of the polymer 263 corresponds to the central groove 234 .
- the polymer 263 can be partially dispersed at a position corresponding to the central groove 234 .
- the central groove 234 and the first vents 237 are then filled with the polymer 263 so as to form the center insulating material 223 .
- the third method is that the polymer 263 is atomized and deposited in the central groove 234 by spray coating so as to form the center insulating material 223 , as shown in FIG. 12 .
- the first conductive metal 222 and the center insulating material 223 disposed on the first surface 211 of the substrate 21 are removed by etching or grinding.
- an annular groove 235 is formed on the first surface 211 of the substrate 21 .
- the annular groove 235 surrounds the first conductive metal 222 .
- a second photo resist layer 243 is formed on the first surface 211 of the substrate 21
- a second opening 244 is formed on the second photo resist layer 243 .
- the position of the second opening 244 corresponds to the groove 231 , and the diameter of the second opening 244 is larger than that of the groove 231 .
- the annular groove 235 is formed on the substrate 21 by etching according to the second opening 244 .
- the annular groove 235 surrounds the first conductive metal 222 , and does not penetrate the substrate 21 .
- the second photo resist layer 243 is then removed.
- a first insulating material 221 is formed in the annular groove 235 .
- the first insulating material 221 is polymer 261 .
- the method for forming the first insulating material 221 in the annular groove 235 includes but is not limited to the following three methods.
- the first method is that the polymer 261 is dispersed on the first surface 211 of the substrate 21 , and the position of the polymer 261 corresponds to the annular groove 235 , as shown in FIG. 16 .
- the polymer 261 can be partially dispersed at a position corresponding to the annular groove 235 .
- the polymer 261 is impelled into the annular groove 235 by vacuuming so as to form the first insulating material 221 , as shown in FIG. 17 .
- the second method is that a plurality of second vents 238 are formed to connect the annular groove 235 to the second surface 212 of the substrate 21 , as shown in FIG. 18 , a top view of the substrate 21 , and FIG. 19 , a cross-sectional view along line 19 - 19 in FIG. 18 .
- the polymer 261 is dispersed on the first surface 211 of the substrate 21 , and the position of the polymer 261 corresponds to the annular groove 235 .
- the polymer 261 can be partially dispersed at a position corresponding to the annular groove 235 .
- the annular groove 235 and the second vents 238 are then filled with the polymer 261 so as to form the first insulating material 221 .
- the third method is that the polymer 261 is atomized and deposited in the annular groove 235 by spray coating so as to form the first insulating material 221 , as shown in FIG. 20 .
- a substrate 2 with a via according to the first embodiment of the present invention is formed.
- the via is formed by the center insulating material 223 , the first conductive metal 222 and the first insulating material 221 .
- thicker insulating material can be formed in the central groove 234 and the annular groove 235 of the via.
- the thickness of the insulating material in the central groove 234 and the annular groove 235 of the via is even.
- the polymer is used as an insulating material in the present invention, so polymers with different materials can be chosen for specific processes.
- FIGS. 22 to 39 show schematic views of a method for forming a via in a substrate according to a second embodiment of the present invention.
- a substrate 31 is provided.
- the substrate 31 has a first surface 311 and a second surface 312 .
- the substrate 31 is, for example, a wafer or a silicon substrate.
- an annular groove 335 and a pillar 336 are formed on the first surface 311 of the substrate 31 , and the annular groove 335 surrounds the pillar 336 .
- a first photo resist layer 341 is formed on the first surface 311 of the substrate 31
- a first pattern 342 is formed on the first photo resist layer 341
- the first pattern 342 is an annular opening, as shown in FIGS. 22 and 23 .
- the annular groove 335 and the pillar 336 are formed on the substrate 31 by etching according to the first pattern 342 .
- the annular groove 335 surrounds the pillar 336 , and the annular groove 335 does not penetrate the substrate 31 .
- the first photo resist layer 341 is then removed.
- a first insulating material 321 is formed in the annular groove 335 .
- the first insulating material 321 is polymer 361 .
- the method for forming the first insulating material 321 in the annular groove 335 includes but is not limited to the following three methods.
- the first method is that the polymer 361 is dispersed on the first surface 311 of the substrate 31 , and the position of the polymer 361 corresponds to the annular groove 335 , as shown in FIG. 25 .
- the polymer 361 can be partially dispersed at a position corresponding to the annular groove 335 .
- the polymer 361 is impelled into the annular groove 335 by vacuuming so as to form the first insulating material 321 , as shown in FIG. 26 . Finally, part of the polymer 361 which is outside the annular groove 335 is removed.
- the second method is that a plurality of second vents 338 are formed to connect the annular groove 335 to the second surface 312 of the substrate 31 , as shown in FIG. 27 , a top view of the substrate 31 , and FIG. 28 , a cross-sectional view along line 28 - 28 in FIG. 27 .
- the polymer 361 is dispersed on the first surface 311 of the substrate 31 , and the position of the polymer 361 corresponds to the annular groove 335 .
- the polymer 361 can be partially dispersed at a position corresponding to the annular groove 335 .
- the annular groove 335 and the second vents 338 are then filled with the polymer 361 so as to form the first insulating material 321 .
- part of the polymer 361 which is outside the annular groove 335 and the second vents 338 is removed.
- the third method is that the polymer 361 is atomized and deposited in the annular groove 335 by spray coating so as to form the first insulating material 321 , as shown in FIG. 29 . Referring to FIG. 30 , part of the polymer 361 which is outside the annular groove 335 is removed.
- the pillar 336 of the substrate 31 is removed so as to form a groove 331 on the substrate 31 .
- the groove 331 has a side wall 332 and a bottom wall 333 .
- a second photo resist layer 343 is formed on the first surface 311 of the substrate 31 .
- a second opening 344 is formed on the second photo resist layer 343 , and the position of the second opening 344 corresponds to the pillar 336 .
- the pillar 336 is removed by dry etching or wet etching according to the second opening 344 , so as to form the groove 331 .
- the groove 331 has the side wall 332 and the bottom wall 333 .
- the second photo resist layer 343 is then removed immediately or in a subsequent step.
- a conductive metal 322 is formed on the side wall 332 and the bottom wall 333 of the groove 331 by electroplating, so as to form a central groove 334 .
- the material of the first conductive metal 322 is copper. Part of the first conductive metal 322 which is outside the groove 331 is then removed immediately or in a subsequent step.
- a center insulating material 323 is formed in the central groove 334 .
- the center insulating material 323 is a polymer 363 .
- the method for forming the center insulating material 323 in the central groove 334 includes but is not limited to the following three methods.
- the first method is that the polymer 363 is dispersed on the first surface 311 of the substrate 31 , and the position of the polymer 363 corresponds to the central groove 334 , as shown in FIG. 34 .
- the polymer 363 can be partially dispersed at a position corresponding to the central groove 334 .
- the polymer 363 is impelled into the central groove 334 by vacuuming so as to form the center insulating material 323 , as shown in FIG. 35 .
- the second method is that a plurality of first vents 337 are formed to connect the central groove 334 to the second surface 312 of the substrate 31 , as shown in FIG. 36 , a top view of the substrate 31 , and FIG. 37 , a cross-sectional view along line 37 - 37 in FIG. 36 .
- the polymer 363 is dispersed on the first surface 311 of the substrate 31 , and the position of the polymer 363 corresponds to the central groove 334 .
- the polymer 363 can be partially dispersed at a position corresponding to the central groove 334 .
- the central groove 334 and the first vents 337 are then filled with the polymer 363 so as to form the center insulating material 323 .
- the third method is that the polymer 363 is atomized and deposited in the central groove 334 by spray coating so as to form the center insulating material 323 , as shown in FIG. 38 .
- part of the first surface 311 and part of the second surface 312 of the substrate 31 are removed by etching or grinding so as to expose the first conductive metal 322 , the center insulating material 323 and the first insulating material 321 .
- a substrate 3 with a via according to the second embodiment of the present invention is formed.
- FIG. 40 shows a schematic view of a substrate with a via according to a third embodiment of the present invention.
- the substrate 4 with a via comprises a substrate 41 , a first insulating material 421 , a center insulating material 423 and a first conductive metal 422 .
- the substrate 41 has a first surface 411 , a second surface 412 and a via 413 .
- the via 413 penetrates the substrate 41 , and has an inner side wall 414 .
- the first insulating material 421 is a hollow pillar disposed on the inner side wall 414 of the via 413 .
- the center insulating material 423 is a solid pillar, disposed at the center of the via 413 , and spaced from the first insulating material 421 .
- the first conductive metal 422 is disposed between the first insulating material 421 and the center insulating material 423 , and surrounds the center insulating material 423 so as to form a hollow pillar.
- the first insulating material 421 contacts the first conductive metal 422
- the center insulating material 423 contacts the first conductive metal 422 . That is, a three-layered structure with insulating material and conductive material in alternate layers is formed in the via 413 , and the structure includes the center insulating material 423 , the first conductive metal 422 and the first insulating material 421 from the center to the edge.
- the center insulating material 423 and the first insulating material 421 may be the same or different.
- the substrate 4 with a via further comprises a passivation layer 451 and a conducting layer 453 .
- the passivation layer 451 is disposed on the first surface 411 or the second surface 412 of the substrate 41 .
- the passivation layer 451 is disposed on the first surface 411 of the substrate 41 .
- the passivation layer 451 has an opening 452 , so that the passivation layer 451 covers part of the first insulating material 421 and exposes part of the first insulating material 421 .
- the conducting layer 453 is disposed on the passivation layer 451 , and covers part of the first insulating material 421 , the first conductive metal 422 and the center insulating material 423 .
- FIGS. 41 and 42 show schematic views of a substrate with a via according to a fourth embodiment of the present invention.
- FIG. 41 is a top view of the substrate
- FIG. 42 is a cross-sectional view along line 42 - 42 in FIG. 41 .
- the substrate 5 with a via comprises a substrate 51 , a first insulating material 521 , a center insulating material 523 , a first conductive metal 522 , a second insulating material 525 and a second conductive metal 524 .
- the substrate 51 has a first surface 511 , a second surface 512 and a via 513 .
- the via 513 penetrates the substrate 51 , and has an inner side wall 514 .
- the first insulating material 521 is a hollow pillar disposed on the inner side wall 514 of the via 513 .
- the center insulating material 523 is a solid pillar, disposed at the center of the via 513 , and spaced from the first insulating material 521 .
- the first conductive metal 522 is disposed between the center insulating material 523 and the second insulating material 525 , and surrounds the center insulating material 523 so as to form a hollow pillar.
- the second insulating material 525 is disposed between the first conductive metal 522 and the second conductive metal 524 , and surrounds the first conductive metal 522 so as to form a hollow pillar.
- the second conductive metal 524 is disposed between the second insulating material 515 and the first insulating material 521 , and surrounds the second insulating material 525 so as to form a hollow pillar.
- the second insulating material 525 contacts the first conductive metal 522
- the second conductive metal 524 contacts the second insulating material 525
- the second conductive metal 524 contacts the first insulating material 521 .
- a five-layered structure with insulating material and conductive material in alternate layers is formed in the via 513 , and the structure includes the center insulating material 523 , the first conductive metal 522 , the second insulating material 525 , the second conductive metal 524 and the first insulating material 521 from the center to the edge.
- the center insulating material 523 , the first insulating material 521 and the second insulating material 525 may be the same or different.
- the material of the first conductive metal 522 and the second conductive metal 524 may be the same or different.
- insulating material and conductive metal can be placed between the center insulating material 523 and the first insulating material 521 , so as to form a multi-layered structure with insulating material and conductive material in alternate layers.
- FIGS. 43 and 44 show schematic views of a substrate with a via according to a fifth embodiment of the present invention.
- FIG. 43 is a top view of the substrate
- FIG. 44 is a cross-sectional view along line 44 - 44 in FIG. 43 .
- the substrate 6 with a via comprises a substrate 61 , a first insulating material 621 and a plurality of grooves 629 .
- the substrate 61 has a first surface 611 , a second surface 612 and a via 613 .
- the via 613 penetrates the substrate 61 , and has an inner side wall 614 .
- the first insulating material 621 is disposed in the via 613 , and attached to the inner side wall 614 of the via 613 .
- the grooves 629 are disposed in the first insulating material 621 .
- Each of the grooves 629 penetrates the first insulating material 621 , and comprises a third insulating material 627 and a third conductive metal 626 .
- the third insulating material 627 is a solid pillar, and disposed at the center of the grooves 629 .
- the third conductive metal 626 surrounds and contacts the third insulating material 627 , and contacts the first insulating material 621 .
- the first insulating material 621 and the third insulating material 627 may be the same or different.
- more layers of insulating material and conductive metal may be placed between the third insulating material 627 and the third conductive metal 626 of each of the grooves 629 , or between the third conductive metal 626 and the first insulating material 621 of each of the grooves 629 , so as to form a multi-layered structure with insulating material and conductive material in alternate layers.
- the substrate 6 with a via further comprises a passivation layer (not shown) and a conducting layer (not shown).
- the passivation layer is disposed on the first surface 611 or the second surface 612 of the substrate 61 , and has a plurality of openings. The position of each of the openings of the passivation layer corresponds to each of the grooves 629 , and the diameter of each of the openings of the passivation layer is larger than that of each of the grooves 629 , so that the passivation layer covers part of the first insulating material 621 and exposes part of the first insulating material 621 .
- the conducting layer is disposed on the passivation layer, and covers part of the first insulating material 621 , the third conductive metal 626 and the third insulating material 627 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The present invention relates to a method for forming a via in a substrate and a substrate with a via. The method for forming a via in a substrate includes the following steps: (a) providing a substrate having a first surface and a second surface; (b) forming a groove that has a side wall and a bottom wall on the first surface of the substrate; (c) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove; (d) forming a center insulating material in the central groove; (e) forming an annular groove that surrounds the first conductive metal on the first surface of the substrate; (f) forming a first insulating material in the annular groove; and (g) removing part of the second surface of the substrate to expose the first conductive metal, the center insulating material and the first insulating material. As a result, thicker insulating material can be formed in the via, and the thickness of the insulating material in the via is even.
Description
- 1. Field of the Invention
- The present invention relates to a method for forming a via in a substrate and a substrate with a via, and more particularly to a method for forming an insulating layer on a side wall of a via in a substrate by utilizing a polymer and a substrate with the via.
- 2. Description of the Related Art
-
FIGS. 1 to 3 show schematic views of a conventional method for forming a via in a substrate. First, referring toFIG. 1 , asubstrate 1 is provided. Thesubstrate 1 has afirst surface 11 and asecond surface 12. - Afterward, a plurality of
grooves 13 are formed on thefirst surface 11 of thesubstrate 1. Aninsulating layer 14 is then formed on the side wall of thegrooves 13 by chemical vapor deposition, and a plurality ofaccommodating spaces 15 are formed. The material of theinsulating layer 14 is usually silicon dioxide. - Afterward, referring to
FIG. 2 , theaccommodating spaces 15 are filled with aconductive metal 16. The material of theconductive metal 16 is usually copper. Finally, thefirst surface 11 and thesecond surface 12 of thesubstrate 1 are ground or etched so as to expose theconductive metal 16, as shown inFIG. 3 . - In the conventional method, the
insulating layer 14 is formed by chemical vapor deposition, so that the thickness of theinsulating layer 14 on the side wall of thegrooves 13 is limited, and is usually under 0.5 μm. - Moreover, the thickness of the
insulating layer 14 on the side wall of thegrooves 13 is not even, that is, the thickness of theinsulating layer 14 on the upper side wall of thegrooves 13 is not exactly equal to that on the lower side wall of thegrooves 13. Thus, the electrical capacity is not uniform. - Therefore, it is necessary to provide a method for forming a via in a substrate to solve the above problems.
- The present invention is directed to a method for forming a via in a substrate. The method comprises the following steps: (a) providing a substrate having a first surface and a second surface; (b) forming a groove that has a side wall and a bottom wall on the first surface of the substrate; (c) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove; (d) forming a center insulating material in the central groove; (e) forming an annular groove that surrounds the first conductive metal on the first surface of the substrate; (f) forming a first insulating material in the annular groove; and (g) removing part of the second surface of the substrate to expose the first conductive metal, the center insulating material and the first insulating material.
- The present invention is further directed to a method for forming a via in a substrate. The method comprises the following steps: (a) providing a substrate having a first surface and a second surface; (b) forming an annular groove and a pillar on the first surface of the substrate so that the annular groove surrounds the pillar; (c) forming a first insulating material in the annular groove; (d) removing the pillar of the substrate so as to form a groove that has a side wall and a bottom wall on the substrate; (e) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove; (f) forming a center insulating material in the central groove; and (g) removing part of the second surface of the substrate to expose the first conductive metal, the first insulating material and the center insulating material.
- The present invention is further directed to a substrate with a via. The substrate comprises a substrate, a first insulating material, a center insulating material and a first conductive metal. The substrate has a first surface, a second surface and a via. The via penetrates the substrate, and has an inner side wall. The first insulating material is a hollow pillar disposed on the inner side wall of the via. The center insulating material is a solid pillar, disposed at the center of the via, and spaced from the first insulating material. The first conductive metal is disposed between the first insulating material and the center insulating material, and surrounds the center insulating material so as to form a hollow pillar.
- The present invention is further directed to a substrate with a via. The substrate comprises a substrate, a first insulating material and a plurality of grooves. The substrate has a first surface, a second surface and a via. The via penetrates the substrate, and has an inner side wall. The first insulating material is disposed in the via and adhered to the inner side wall of the via. The grooves are disposed in the first insulating material; each of the grooves penetrates the first insulating material, and comprises a third insulating material and a third conductive metal. The third insulating material is a solid pillar disposed at the center of the groove, and the third conductive metal surrounds the third insulating material.
- In the present invention, thicker insulating material can be formed in the via. Also, the thickness of the insulating material in the via is even. Moreover, the polymer is used as an insulating material in the present invention, so polymers with different materials can be chosen for specific processes.
-
FIGS. 1 to 3 are schematic views of a conventional method for forming a via in a substrate; -
FIGS. 4 to 21 are schematic views of a method for forming a via in a substrate according to a first embodiment of the present invention; -
FIGS. 22 to 39 are schematic views of a method for forming a via in a substrate according to a second embodiment of the present invention; -
FIG. 40 is a schematic view of a substrate with a via according to a third embodiment of the present invention; -
FIGS. 41 and 42 are schematic views of a substrate with a via according to a fourth embodiment of the present invention; and -
FIGS. 43 and 44 are schematic views of a substrate with a via according to a fifth embodiment of the present invention. -
FIGS. 4 to 21 show schematic views of a method for forming a via in a substrate according to a first embodiment of the present invention. Referring toFIG. 4 , a top view of the substrate, andFIG. 5 , a cross-sectional view along line 5-5 inFIG. 4 , first, asubstrate 21 is provided. Thesubstrate 21 has afirst surface 211 and asecond surface 212. Thesubstrate 21 is, for example, a wafer or a silicon substrate. Afterward, a groove 231 (FIG. 6 ) is formed on thefirst surface 211 of thesubstrate 21. Thegroove 231 has aside wall 232 and abottom wall 233. In the embodiment, a firstphoto resist layer 241 is formed on thefirst surface 211 of thesubstrate 21, and afirst opening 242 is formed on the firstphoto resist layer 241. - Referring to
FIG. 6 , thegroove 231 is formed on thesubstrate 21 by etching according to thefirst opening 242. Thegroove 231 is disposed on thefirst surface 211 of thesubstrate 21, and has theside wall 232 and thebottom wall 233. The firstphoto resist layer 241 is then removed. - Referring to
FIG. 7 , a firstconductive metal 222 is formed on theside wall 232 and thebottom wall 233 of thegroove 231 and thefirst surface 211 of thesubstrate 21 by electroplating, so as to form acentral groove 234. In the embodiment, the material of the firstconductive metal 222 is copper. - Afterward, referring to
FIGS. 8 to 12 , acenter insulating material 223 is formed in thecentral groove 234. In the embodiment, thecenter insulating material 223 is apolymer 263. In the present invention, the method for forming thecenter insulating material 223 in thecentral groove 234 includes but is not limited to the following three methods. - The first method is that the
polymer 263 is dispersed on thefirst surface 211 of thesubstrate 21, and the position of thepolymer 263 corresponds to thecentral groove 234, as shown inFIG. 8 . Alternatively, thepolymer 263 can be partially dispersed at a position corresponding to thecentral groove 234. Afterward, thepolymer 263 is impelled into thecentral groove 234 by vacuuming so as to form thecenter insulating material 223, as shown inFIG. 9 . - The second method is that a plurality of
first vents 237 are formed to connect thecentral groove 234 to thesecond surface 212 of thesubstrate 21, as shown inFIG. 10 , a top view of thesubstrate 21, andFIG. 11 , a cross-sectional view along line 11-11 inFIG. 10 . Afterward, thepolymer 263 is dispersed on thefirst surface 211 of thesubstrate 21, and the position of thepolymer 263 corresponds to thecentral groove 234. Alternatively, thepolymer 263 can be partially dispersed at a position corresponding to thecentral groove 234. Thecentral groove 234 and thefirst vents 237 are then filled with thepolymer 263 so as to form thecenter insulating material 223. - The third method is that the
polymer 263 is atomized and deposited in thecentral groove 234 by spray coating so as to form thecenter insulating material 223, as shown inFIG. 12 . - Afterward, referring to
FIG. 13 , the firstconductive metal 222 and thecenter insulating material 223 disposed on thefirst surface 211 of thesubstrate 21 are removed by etching or grinding. - Referring to
FIGS. 14 and 15 , anannular groove 235 is formed on thefirst surface 211 of thesubstrate 21. Theannular groove 235 surrounds the firstconductive metal 222. Referring toFIG. 14 , in the embodiment, a second photo resistlayer 243 is formed on thefirst surface 211 of thesubstrate 21, and asecond opening 244 is formed on the second photo resistlayer 243. The position of thesecond opening 244 corresponds to thegroove 231, and the diameter of thesecond opening 244 is larger than that of thegroove 231. Afterward, referring toFIG. 15 , theannular groove 235 is formed on thesubstrate 21 by etching according to thesecond opening 244. Theannular groove 235 surrounds the firstconductive metal 222, and does not penetrate thesubstrate 21. The second photo resistlayer 243 is then removed. - Referring to
FIGS. 16 to 20 , a first insulatingmaterial 221 is formed in theannular groove 235. In the embodiment, the first insulatingmaterial 221 ispolymer 261. In the present invention, the method for forming the first insulatingmaterial 221 in theannular groove 235 includes but is not limited to the following three methods. - The first method is that the
polymer 261 is dispersed on thefirst surface 211 of thesubstrate 21, and the position of thepolymer 261 corresponds to theannular groove 235, as shown inFIG. 16 . Alternatively, thepolymer 261 can be partially dispersed at a position corresponding to theannular groove 235. Afterward, thepolymer 261 is impelled into theannular groove 235 by vacuuming so as to form the first insulatingmaterial 221, as shown inFIG. 17 . - The second method is that a plurality of
second vents 238 are formed to connect theannular groove 235 to thesecond surface 212 of thesubstrate 21, as shown inFIG. 18 , a top view of thesubstrate 21, and FIG. 19, a cross-sectional view along line 19-19 inFIG. 18 . Afterward, thepolymer 261 is dispersed on thefirst surface 211 of thesubstrate 21, and the position of thepolymer 261 corresponds to theannular groove 235. - Alternatively, the
polymer 261 can be partially dispersed at a position corresponding to theannular groove 235. Theannular groove 235 and thesecond vents 238 are then filled with thepolymer 261 so as to form the first insulatingmaterial 221. - The third method is that the
polymer 261 is atomized and deposited in theannular groove 235 by spray coating so as to form the first insulatingmaterial 221, as shown inFIG. 20 . - Afterward, referring to
FIG. 21 , part of thefirst surface 211 and part of thesecond surface 212 of thesubstrate 21 are removed by etching or grinding so as to expose the firstconductive metal 222, thecenter insulating material 223 and the first insulatingmaterial 221. Asubstrate 2 with a via according to the first embodiment of the present invention is formed. In the embodiment, the via is formed by thecenter insulating material 223, the firstconductive metal 222 and the first insulatingmaterial 221. In the present invention, thicker insulating material (thecenter insulating material 223 and the first insulating material 221) can be formed in thecentral groove 234 and theannular groove 235 of the via. Also, the thickness of the insulating material in thecentral groove 234 and theannular groove 235 of the via is even. Moreover, the polymer is used as an insulating material in the present invention, so polymers with different materials can be chosen for specific processes. -
FIGS. 22 to 39 show schematic views of a method for forming a via in a substrate according to a second embodiment of the present invention. Referring toFIG. 22 , a top view of the substrate, andFIG. 23 , a cross-sectional view along line 23-23 inFIG. 22 , first, asubstrate 31 is provided. Thesubstrate 31 has afirst surface 311 and asecond surface 312. Thesubstrate 31 is, for example, a wafer or a silicon substrate. Afterward, referring toFIG. 24 , anannular groove 335 and apillar 336 are formed on thefirst surface 311 of thesubstrate 31, and theannular groove 335 surrounds thepillar 336. - In the embodiment, a first photo resist
layer 341 is formed on thefirst surface 311 of thesubstrate 31, afirst pattern 342 is formed on the first photo resistlayer 341, and thefirst pattern 342 is an annular opening, as shown inFIGS. 22 and 23 . Referring toFIG. 24 , theannular groove 335 and thepillar 336 are formed on thesubstrate 31 by etching according to thefirst pattern 342. Theannular groove 335 surrounds thepillar 336, and theannular groove 335 does not penetrate thesubstrate 31. The first photo resistlayer 341 is then removed. - Referring to
FIGS. 25 to 29 , a first insulatingmaterial 321 is formed in theannular groove 335. In the embodiment, the first insulatingmaterial 321 ispolymer 361. In the present invention, the method for forming the first insulatingmaterial 321 in theannular groove 335 includes but is not limited to the following three methods. - The first method is that the
polymer 361 is dispersed on thefirst surface 311 of thesubstrate 31, and the position of thepolymer 361 corresponds to theannular groove 335, as shown inFIG. 25 . Alternatively, thepolymer 361 can be partially dispersed at a position corresponding to theannular groove 335. Afterward, thepolymer 361 is impelled into theannular groove 335 by vacuuming so as to form the first insulatingmaterial 321, as shown inFIG. 26 . Finally, part of thepolymer 361 which is outside theannular groove 335 is removed. - The second method is that a plurality of
second vents 338 are formed to connect theannular groove 335 to thesecond surface 312 of thesubstrate 31, as shown inFIG. 27 , a top view of thesubstrate 31, andFIG. 28 , a cross-sectional view along line 28-28 inFIG. 27 . Afterward, thepolymer 361 is dispersed on thefirst surface 311 of thesubstrate 31, and the position of thepolymer 361 corresponds to theannular groove 335. Alternatively, thepolymer 361 can be partially dispersed at a position corresponding to theannular groove 335. Theannular groove 335 and thesecond vents 338 are then filled with thepolymer 361 so as to form the first insulatingmaterial 321. Finally, part of thepolymer 361 which is outside theannular groove 335 and thesecond vents 338 is removed. - The third method is that the
polymer 361 is atomized and deposited in theannular groove 335 by spray coating so as to form the first insulatingmaterial 321, as shown inFIG. 29 . Referring toFIG. 30 , part of thepolymer 361 which is outside theannular groove 335 is removed. - Referring to
FIGS. 31 and 32 , thepillar 336 of thesubstrate 31 is removed so as to form agroove 331 on thesubstrate 31. Thegroove 331 has aside wall 332 and abottom wall 333. In the embodiment, referring toFIG. 31 , a second photo resistlayer 343 is formed on thefirst surface 311 of thesubstrate 31. Asecond opening 344 is formed on the second photo resistlayer 343, and the position of thesecond opening 344 corresponds to thepillar 336. Afterward, thepillar 336 is removed by dry etching or wet etching according to thesecond opening 344, so as to form thegroove 331. Thegroove 331 has theside wall 332 and thebottom wall 333. The second photo resistlayer 343 is then removed immediately or in a subsequent step. - Referring to
FIG. 33 , aconductive metal 322 is formed on theside wall 332 and thebottom wall 333 of thegroove 331 by electroplating, so as to form acentral groove 334. In the embodiment, the material of the firstconductive metal 322 is copper. Part of the firstconductive metal 322 which is outside thegroove 331 is then removed immediately or in a subsequent step. - Afterward, referring to
FIGS. 34 to 38 , acenter insulating material 323 is formed in thecentral groove 334. In the embodiment, thecenter insulating material 323 is apolymer 363. In the present invention, the method for forming thecenter insulating material 323 in thecentral groove 334 includes but is not limited to the following three methods. - The first method is that the
polymer 363 is dispersed on thefirst surface 311 of thesubstrate 31, and the position of thepolymer 363 corresponds to thecentral groove 334, as shown inFIG. 34 . Alternatively, thepolymer 363 can be partially dispersed at a position corresponding to thecentral groove 334. Afterward, thepolymer 363 is impelled into thecentral groove 334 by vacuuming so as to form thecenter insulating material 323, as shown inFIG. 35 . - The second method is that a plurality of
first vents 337 are formed to connect thecentral groove 334 to thesecond surface 312 of thesubstrate 31, as shown inFIG. 36 , a top view of thesubstrate 31, andFIG. 37 , a cross-sectional view along line 37-37 inFIG. 36 . Afterward, thepolymer 363 is dispersed on thefirst surface 311 of thesubstrate 31, and the position of thepolymer 363 corresponds to thecentral groove 334. Alternatively, thepolymer 363 can be partially dispersed at a position corresponding to thecentral groove 334. Thecentral groove 334 and thefirst vents 337 are then filled with thepolymer 363 so as to form thecenter insulating material 323. - The third method is that the
polymer 363 is atomized and deposited in thecentral groove 334 by spray coating so as to form thecenter insulating material 323, as shown inFIG. 38 . - Afterward, referring to
FIG. 39 , part of thefirst surface 311 and part of thesecond surface 312 of thesubstrate 31 are removed by etching or grinding so as to expose the firstconductive metal 322, thecenter insulating material 323 and the first insulatingmaterial 321. Asubstrate 3 with a via according to the second embodiment of the present invention is formed. -
FIG. 40 shows a schematic view of a substrate with a via according to a third embodiment of the present invention. Thesubstrate 4 with a via comprises asubstrate 41, a first insulatingmaterial 421, acenter insulating material 423 and a firstconductive metal 422. - The
substrate 41 has afirst surface 411, asecond surface 412 and a via 413. The via 413 penetrates thesubstrate 41, and has aninner side wall 414. The firstinsulating material 421 is a hollow pillar disposed on theinner side wall 414 of thevia 413. Thecenter insulating material 423 is a solid pillar, disposed at the center of the via 413, and spaced from the first insulatingmaterial 421. The firstconductive metal 422 is disposed between the first insulatingmaterial 421 and thecenter insulating material 423, and surrounds thecenter insulating material 423 so as to form a hollow pillar. In the embodiment, the first insulatingmaterial 421 contacts the firstconductive metal 422, and thecenter insulating material 423 contacts the firstconductive metal 422. That is, a three-layered structure with insulating material and conductive material in alternate layers is formed in the via 413, and the structure includes thecenter insulating material 423, the firstconductive metal 422 and the first insulatingmaterial 421 from the center to the edge. Thecenter insulating material 423 and the first insulatingmaterial 421 may be the same or different. - The
substrate 4 with a via further comprises apassivation layer 451 and aconducting layer 453. Thepassivation layer 451 is disposed on thefirst surface 411 or thesecond surface 412 of thesubstrate 41. In the embodiment, thepassivation layer 451 is disposed on thefirst surface 411 of thesubstrate 41. Thepassivation layer 451 has anopening 452, so that thepassivation layer 451 covers part of the first insulatingmaterial 421 and exposes part of the first insulatingmaterial 421. Theconducting layer 453 is disposed on thepassivation layer 451, and covers part of the first insulatingmaterial 421, the firstconductive metal 422 and thecenter insulating material 423. -
FIGS. 41 and 42 show schematic views of a substrate with a via according to a fourth embodiment of the present invention.FIG. 41 is a top view of the substrate, andFIG. 42 is a cross-sectional view along line 42-42 inFIG. 41 . Thesubstrate 5 with a via comprises asubstrate 51, a first insulatingmaterial 521, acenter insulating material 523, a firstconductive metal 522, a secondinsulating material 525 and a secondconductive metal 524. - The
substrate 51 has afirst surface 511, asecond surface 512 and a via 513. The via 513 penetrates thesubstrate 51, and has aninner side wall 514. The firstinsulating material 521 is a hollow pillar disposed on theinner side wall 514 of thevia 513. Thecenter insulating material 523 is a solid pillar, disposed at the center of the via 513, and spaced from the first insulatingmaterial 521. The firstconductive metal 522 is disposed between thecenter insulating material 523 and the second insulatingmaterial 525, and surrounds thecenter insulating material 523 so as to form a hollow pillar. The secondinsulating material 525 is disposed between the firstconductive metal 522 and the secondconductive metal 524, and surrounds the firstconductive metal 522 so as to form a hollow pillar. The secondconductive metal 524 is disposed between the second insulating material 515 and the first insulatingmaterial 521, and surrounds the second insulatingmaterial 525 so as to form a hollow pillar. In the embodiment, the second insulatingmaterial 525 contacts the firstconductive metal 522, the secondconductive metal 524 contacts the second insulatingmaterial 525, and the secondconductive metal 524 contacts the first insulatingmaterial 521. That is, a five-layered structure with insulating material and conductive material in alternate layers is formed in the via 513, and the structure includes thecenter insulating material 523, the firstconductive metal 522, the second insulatingmaterial 525, the secondconductive metal 524 and the first insulatingmaterial 521 from the center to the edge. Thecenter insulating material 523, the first insulatingmaterial 521 and the second insulatingmaterial 525 may be the same or different. The material of the firstconductive metal 522 and the secondconductive metal 524 may be the same or different. - Moreover, it is understood that, in the
substrate 5 with a via, more layers of insulating material and conductive metal can be placed between thecenter insulating material 523 and the first insulatingmaterial 521, so as to form a multi-layered structure with insulating material and conductive material in alternate layers. -
FIGS. 43 and 44 show schematic views of a substrate with a via according to a fifth embodiment of the present invention.FIG. 43 is a top view of the substrate, andFIG. 44 is a cross-sectional view along line 44-44 inFIG. 43 . Thesubstrate 6 with a via comprises asubstrate 61, a first insulatingmaterial 621 and a plurality ofgrooves 629. - The
substrate 61 has afirst surface 611, asecond surface 612 and a via 613. The via 613 penetrates thesubstrate 61, and has aninner side wall 614. The firstinsulating material 621 is disposed in the via 613, and attached to theinner side wall 614 of thevia 613. Thegrooves 629 are disposed in the first insulatingmaterial 621. Each of thegrooves 629 penetrates the first insulatingmaterial 621, and comprises a thirdinsulating material 627 and a thirdconductive metal 626. The thirdinsulating material 627 is a solid pillar, and disposed at the center of thegrooves 629. The thirdconductive metal 626 surrounds and contacts the third insulatingmaterial 627, and contacts the first insulatingmaterial 621. The firstinsulating material 621 and the third insulatingmaterial 627 may be the same or different. - Moreover, it is understood that, in the
substrate 6 with a via, more layers of insulating material and conductive metal may be placed between the third insulatingmaterial 627 and the thirdconductive metal 626 of each of thegrooves 629, or between the thirdconductive metal 626 and the first insulatingmaterial 621 of each of thegrooves 629, so as to form a multi-layered structure with insulating material and conductive material in alternate layers. - The
substrate 6 with a via further comprises a passivation layer (not shown) and a conducting layer (not shown). The passivation layer is disposed on thefirst surface 611 or thesecond surface 612 of thesubstrate 61, and has a plurality of openings. The position of each of the openings of the passivation layer corresponds to each of thegrooves 629, and the diameter of each of the openings of the passivation layer is larger than that of each of thegrooves 629, so that the passivation layer covers part of the first insulatingmaterial 621 and exposes part of the first insulatingmaterial 621. The conducting layer is disposed on the passivation layer, and covers part of the first insulatingmaterial 621, the thirdconductive metal 626 and the third insulatingmaterial 627. - While several embodiments of the present invention have been illustrated and described, various modifications and improvements can be made by those skilled in the art. The embodiments of the present invention are therefore described in an illustrative but not restrictive sense. It is intended that the present invention should not be limited to the particular forms as illustrated, and that all modifications which maintain the spirit and scope of the present invention are within the scope defined in the appended claims.
Claims (24)
1. A method for forming a via in a substrate, comprising:
(a) providing a substrate having a first surface and a second surface;
(b) forming a groove that has a side wall and a bottom wall on the first surface of the substrate;
(c) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove;
(d) forming a center insulating material in the central groove;
(e) forming an annular groove that surrounds the first conductive metal on the first surface of the substrate;
(f) forming a first insulating material in the annular groove; and
(g) removing part of the second surface of the substrate to expose the first conductive metal, the center insulating material and the first insulating material.
2. The method as claimed in claim 1 , wherein Step (b) comprises:
(b1) forming a first photo resist layer on the first surface of the substrate;
(b2) forming a first opening on the first photo resist layer; and
(b3) forming the groove on the substrate according to the first opening.
3. The method as claimed in claim 1 , wherein Step (d) comprises:
(d1) dispersing a polymer at a position corresponding to the central groove; and
(d2) impelling the polymer into the central groove by vacuuming so as to form the center insulating material.
4. The method as claimed in claim 1 , wherein Step (d) comprises:
(d1) forming a plurality of first vents so as to connect the central groove to the second surface of the substrate;
(d2) dispersing a polymer at a position corresponding to the central groove; and
(d3) filling the central groove and the first vents with the polymer so as to form the center insulating material.
5. The method as claimed in claim 1 , wherein Step (e) comprises:
(e1) forming a second photo resist layer on the first surface of the substrate;
(e2) forming a second opening on the second photo resist layer so that the position of the second opening corresponds to the groove, and the diameter of the second opening is larger than that of the groove; and
(e3) forming the annular groove on the substrate according to the second opening.
6. The method as claimed in claim 1 , wherein in Step (e), the annular groove does not penetrate the substrate.
7. The method as claimed in claim 1 , wherein Step (f) comprises:
(f1) dispersing a polymer at a position corresponding to the annular groove; and
(f2) impelling the polymer into the annular groove by vacuuming so as to form the first insulating material.
8. The method as claimed in claim 1 , wherein Step (f) comprises:
(f1) forming a plurality of second vents so as to connect the annular groove to the second surface of the substrate;
(f2) dispersing a polymer at a position corresponding to the annular groove; and
(d3) filling the annular groove and the second vents with the polymer so as to form the first insulating material.
9. A method for forming a via in a substrate, comprising:
(a) providing a substrate having a first surface and a second surface;
(b) forming an annular groove and a pillar on the first surface of the substrate so that the annular groove surrounds the pillar;
(c) forming a first insulating material in the annular groove;
(d) removing the pillar of the substrate so as to form a groove that has a side wall and a bottom wall on the substrate;
(e) forming a first conductive metal on the side wall and the bottom wall of the groove so as to form a central groove;
(f) forming a center insulating material in the central groove; and
(g) removing part of the second surface of the substrate to expose the first conductive metal, the first insulating material and the center insulating material.
10. The method as claimed in claim 9 , wherein Step (b) comprises:
(b1) forming a first photo resist layer on the first surface of the substrate;
(b2) forming a first pattern on the first photo resist layer; and
(b3) forming the annular groove and the pillar on the substrate according to the first pattern.
11. The method as claimed in claim 9 , wherein Step (c) comprises:
(c1) dispersing a polymer at a position corresponding to the annular groove;
(c2) impelling the polymer into the annular groove by vacuuming so as to form the first insulating material; and
(c3) removing the polymer which is outside the annular groove.
12. The method as claimed in claim 9 , wherein Step (c) comprises:
(c1) forming a plurality of first vents so as to connect the annular groove to the second surface of the substrate;
(c2) dispersing a polymer at a position corresponding to the annular groove;
(c3) filling the annular groove and the first vents with the polymer so as to form the first insulating material; and
(c4) removing the polymer which is outside the annular groove and the first vents.
13. The method as claimed in claim 9 , wherein Step (c) comprises:
(c1) atomizing and depositing a polymer in the annular groove by spray coating so as to form the first insulating material; and
(c2) removing the polymer which is outside the annular groove.
14. The method as claimed in claim 9 , wherein Step (d) comprises:
(d1) forming a second photo resist layer on the first surface of the substrate;
(d2) forming a second opening on the second photo resist layer so that the position of the second opening corresponds to the pillar; and
(d3) removing the pillar according to the second opening so as to form the groove.
15. The method as claimed in claim 9 , wherein Step (f) comprises:
(f1) dispersing a polymer at a position corresponding to the central groove; and
(f2) impelling the polymer into the central groove by vacuuming so as to form the center insulating material.
16. The method as claimed in claim 9 , wherein Step (f) comprises:
(f1) forming a plurality of second vents so as to connect the central groove to the second surface of the substrate;
(f2) dispersing a polymer at a position corresponding to the central groove; and
(f3) filling the central groove and the second vents with the polymer so as to form the center insulating material.
17. A substrate with a via, comprising:
a substrate, having a first surface, a second surface and a via that penetrates the substrate and has an inner side wall;
a first insulating material, which is a hollow pillar, disposed on the inner side wall of the via;
a center insulating material disposed at the center of the via, and the center insulating material is a solid pillar spaced from the first insulating material; and
a first conductive metal, disposed between the first insulating material and the center insulating material, and the first conductive metal surrounds the center insulating material so as to form a hollow pillar.
18. The substrate as claimed in claim 17 , wherein the first insulating material contacts the first conductive metal, and the center insulating material contacts the first conductive metal.
19. The substrate as claimed in claim 17 , further comprising a second insulating material and a second conductive metal, disposed between the first conductive metal and the first insulating material, so that the second insulating material surrounds the first conductive metal, and the second conductive metal surrounds the second insulating material.
20. The substrate as claimed in claim 19 , wherein the second insulating material contacts the first conductive metal, the second conductive metal contacts the second insulating material, and the second conductive metal contacts the first insulating material.
21. The substrate as claimed in claim 17 , further comprising a passivation layer and a conducting layer, and the passivation layer is disposed on the first surface or the second surface of the substrate, and has an opening, so as to cover part of the first insulating material and expose part of the first insulating material, and the conducting layer is disposed on the passivation layer, and covers part of the first insulating material, the first conductive metal and the center insulating material.
22. A substrate with a via, comprising:
a substrate, having a first surface, a second surface and a via that penetrates the substrate and has an inner side wall;
a first insulating material, disposed in the via, and attached to the inner side wall of the via; and
a plurality of grooves, disposed in the first insulating material, so that each of the grooves penetrates the first insulating material, and comprises a third insulating material and a third conductive metal, and the third insulating material is a solid pillar disposed at the center of the grooves, and the third conductive metal surrounds the third insulating material.
23. The substrate as claimed in claim 22 , wherein the third conductive metal contacts the third insulating material, and the third conductive metal contacts the first insulating material.
24. The substrate as claimed in claim 22 , further comprising a passivation layer and a conducting layer, and the passivation layer is disposed on the first surface or the second surface of the substrate, and has a plurality of openings; the position of each of the openings of the passivation layer corresponds to each of the grooves, the diameter of each of the openings of the passivation layer is larger than that of each of the grooves, so that the passivation layer covers part of the first insulating material and exposes part of the first insulating material; the conducting layer is disposed on the passivation layer, and covers part of the first insulating material, the third conductive metal and the third insulating material.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/051,501 US8673774B2 (en) | 2007-12-04 | 2011-03-18 | Method for forming a via in a substrate |
US13/085,311 US8937015B2 (en) | 2007-12-04 | 2011-04-12 | Method for forming vias in a substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096146101 | 2007-12-04 | ||
TW096146101A TWI365483B (en) | 2007-12-04 | 2007-12-04 | Method for forming a via in a substrate |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/051,501 Division US8673774B2 (en) | 2007-12-04 | 2011-03-18 | Method for forming a via in a substrate |
US13/085,311 Continuation-In-Part US8937015B2 (en) | 2007-12-04 | 2011-04-12 | Method for forming vias in a substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090140436A1 true US20090140436A1 (en) | 2009-06-04 |
Family
ID=40674917
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/241,219 Abandoned US20090140436A1 (en) | 2007-12-04 | 2008-09-30 | Method for forming a via in a substrate and substrate with a via |
US13/051,501 Active 2029-11-18 US8673774B2 (en) | 2007-12-04 | 2011-03-18 | Method for forming a via in a substrate |
US13/085,311 Active 2029-01-28 US8937015B2 (en) | 2007-12-04 | 2011-04-12 | Method for forming vias in a substrate |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/051,501 Active 2029-11-18 US8673774B2 (en) | 2007-12-04 | 2011-03-18 | Method for forming a via in a substrate |
US13/085,311 Active 2029-01-28 US8937015B2 (en) | 2007-12-04 | 2011-04-12 | Method for forming vias in a substrate |
Country Status (2)
Country | Link |
---|---|
US (3) | US20090140436A1 (en) |
TW (1) | TWI365483B (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110079920A1 (en) * | 2009-10-05 | 2011-04-07 | Stmicroelectronics (Crolles 2) Sas | Electrical connection via for the substrate of a semiconductor device |
US20110079919A1 (en) * | 2009-10-05 | 2011-04-07 | Stmicroelectronics (Crolles 2) Sas | Electrical connection via for the substrate of a semiconductor device |
US20110121442A1 (en) * | 2009-11-24 | 2011-05-26 | Advanced Semiconductor Engineering, Inc. | Package structure and package process |
US20120126420A1 (en) * | 2010-11-19 | 2012-05-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive vias and semiconductor package having semiconductor device |
CN102479765A (en) * | 2010-11-24 | 2012-05-30 | 日月光半导体制造股份有限公司 | Packaging structure with semiconductor component |
US8349735B2 (en) | 2010-09-22 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive TSV with insulating annular ring |
US8541883B2 (en) | 2011-11-29 | 2013-09-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having shielded conductive vias |
US8643167B2 (en) | 2011-01-06 | 2014-02-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with through silicon vias and method for making the same |
US8692362B2 (en) | 2010-08-30 | 2014-04-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor structure having conductive vias and method for manufacturing the same |
US8786098B2 (en) | 2010-10-11 | 2014-07-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor element having conductive vias and semiconductor package having a semiconductor element with conductive vias and method for making the same |
US8786060B2 (en) | 2012-05-04 | 2014-07-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US8841751B2 (en) | 2013-01-23 | 2014-09-23 | Advanced Semiconductor Engineering, Inc. | Through silicon vias for semiconductor devices and manufacturing method thereof |
US8853819B2 (en) | 2011-01-07 | 2014-10-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor structure with passive element network and manufacturing method thereof |
US8865520B2 (en) | 2010-08-27 | 2014-10-21 | Advanced Semiconductor Engineering, Inc. | Carrier bonding and detaching processes for a semiconductor wafer |
US8937387B2 (en) | 2012-11-07 | 2015-01-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor device with conductive vias |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US8952542B2 (en) | 2012-11-14 | 2015-02-10 | Advanced Semiconductor Engineering, Inc. | Method for dicing a semiconductor wafer having through silicon vias and resultant structures |
US8963316B2 (en) | 2012-02-15 | 2015-02-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and method for manufacturing the same |
US8975157B2 (en) | 2012-02-08 | 2015-03-10 | Advanced Semiconductor Engineering, Inc. | Carrier bonding and detaching processes for a semiconductor wafer |
US8987734B2 (en) | 2013-03-15 | 2015-03-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor wafer, semiconductor process and semiconductor package |
US9007273B2 (en) | 2010-09-09 | 2015-04-14 | Advances Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US9089268B2 (en) | 2013-03-13 | 2015-07-28 | Advanced Semiconductor Engineering, Inc. | Neural sensing device and method for making the same |
US9153542B2 (en) | 2012-08-01 | 2015-10-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having an antenna and manufacturing method thereof |
US9173583B2 (en) | 2013-03-15 | 2015-11-03 | Advanced Semiconductor Engineering, Inc. | Neural sensing device and method for making the same |
US9349611B2 (en) | 2010-03-22 | 2016-05-24 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor package and manufacturing method thereof |
US9406552B2 (en) | 2012-12-20 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive via and manufacturing process |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US9978688B2 (en) | 2013-02-28 | 2018-05-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having a waveguide antenna and manufacturing method thereof |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8546255B2 (en) | 2007-08-02 | 2013-10-01 | Advanced Semiconductor Engineering, Inc. | Method for forming vias in a semiconductor substrate and a semiconductor device having the semiconductor substrate |
TWI387019B (en) | 2007-08-02 | 2013-02-21 | Advanced Semiconductor Eng | Method for forming vias in a substrate |
TWI365483B (en) | 2007-12-04 | 2012-06-01 | Advanced Semiconductor Eng | Method for forming a via in a substrate |
US8471156B2 (en) | 2009-08-28 | 2013-06-25 | Advanced Semiconductor Engineering, Inc. | Method for forming a via in a substrate and substrate with a via |
US8519515B2 (en) * | 2011-04-13 | 2013-08-27 | United Microlectronics Corp. | TSV structure and method for forming the same |
TWI563303B (en) * | 2012-12-28 | 2016-12-21 | Hon Hai Prec Ind Co Ltd | Protection caps for optical connector assembly |
US11121062B2 (en) | 2018-11-20 | 2021-09-14 | Nanya Technology Corporation | Semiconductor device and method for manufacturing the same |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5308443A (en) * | 1989-11-30 | 1994-05-03 | Hoya Corporation | Microprobe provided circuit substrate and method for producing the same |
US5998292A (en) * | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
US6700175B1 (en) * | 1999-07-02 | 2004-03-02 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Vertical semiconductor device having alternating conductivity semiconductor regions |
US6809421B1 (en) * | 1996-12-02 | 2004-10-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
US20040259292A1 (en) * | 2003-04-03 | 2004-12-23 | Eric Beyne | Method for producing electrical through hole interconnects and devices made thereof |
US20060001174A1 (en) * | 2004-06-30 | 2006-01-05 | Nec Electronics Corporation | Semiconductor device and method for manufacturing the same |
US20060118965A1 (en) * | 2004-12-02 | 2006-06-08 | Nec Electronics Corporation | Semiconductor device, semiconductor module employing thereof and method for manufacturing semiconductor device |
US20070048896A1 (en) * | 2005-08-30 | 2007-03-01 | International Business Machines Corporation | Conductive through via structure and process for electronic device carriers |
US7222420B2 (en) * | 2000-07-27 | 2007-05-29 | Fujitsu Limited | Method for making a front and back conductive substrate |
US7276787B2 (en) * | 2003-12-05 | 2007-10-02 | International Business Machines Corporation | Silicon chip carrier with conductive through-vias and method for fabricating same |
US7772116B2 (en) * | 2005-09-01 | 2010-08-10 | Micron Technology, Inc. | Methods of forming blind wafer interconnects |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US538443A (en) * | 1895-04-30 | Carrier-apron | ||
US6566249B1 (en) * | 1998-11-09 | 2003-05-20 | Cypress Semiconductor Corp. | Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures |
US6831013B2 (en) * | 2001-11-13 | 2004-12-14 | United Microelectronics Corp. | Method of forming a dual damascene via by using a metal hard mask layer |
US6806203B2 (en) * | 2002-03-18 | 2004-10-19 | Applied Materials Inc. | Method of forming a dual damascene structure using an amorphous silicon hard mask |
KR100584965B1 (en) | 2003-02-24 | 2006-05-29 | 삼성전기주식회사 | A package substrate, and its manufacturing method |
JP4210927B2 (en) | 2004-02-04 | 2009-01-21 | 株式会社デンソー | Vehicle occupant protection device |
TWI239594B (en) | 2004-10-06 | 2005-09-11 | Advanced Semiconductor Eng | Redistribution layer structure of a wafer and the fabrication method thereof |
US7989958B2 (en) * | 2005-06-14 | 2011-08-02 | Cufer Assett Ltd. L.L.C. | Patterned contact |
JP2007036060A (en) | 2005-07-28 | 2007-02-08 | Sanyo Electric Co Ltd | Semiconductor device and manufacturing method thereof |
US20070077720A1 (en) | 2005-10-04 | 2007-04-05 | Infineon Technologies Ag | Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure |
US7892972B2 (en) * | 2006-02-03 | 2011-02-22 | Micron Technology, Inc. | Methods for fabricating and filling conductive vias and conductive vias so formed |
TWI278263B (en) | 2006-02-15 | 2007-04-01 | Phoenix Prec Technology Corp | Circuit board structure and method for fabricating the same |
US7863189B2 (en) | 2007-01-05 | 2011-01-04 | International Business Machines Corporation | Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density |
US7902057B2 (en) * | 2007-07-31 | 2011-03-08 | Micron Technology, Inc. | Methods of fabricating dual fin structures |
TWI365483B (en) | 2007-12-04 | 2012-06-01 | Advanced Semiconductor Eng | Method for forming a via in a substrate |
CN101281883B (en) | 2008-05-26 | 2010-06-23 | 日月光半导体制造股份有限公司 | Method for forming threading hole on substrate |
US8659165B2 (en) * | 2008-08-12 | 2014-02-25 | Texas Instruments Incorporated | Contact and VIA interconnects using metal around dielectric pillars |
-
2007
- 2007-12-04 TW TW096146101A patent/TWI365483B/en active
-
2008
- 2008-09-30 US US12/241,219 patent/US20090140436A1/en not_active Abandoned
-
2011
- 2011-03-18 US US13/051,501 patent/US8673774B2/en active Active
- 2011-04-12 US US13/085,311 patent/US8937015B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5308443A (en) * | 1989-11-30 | 1994-05-03 | Hoya Corporation | Microprobe provided circuit substrate and method for producing the same |
US6809421B1 (en) * | 1996-12-02 | 2004-10-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
US5998292A (en) * | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
US6700175B1 (en) * | 1999-07-02 | 2004-03-02 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Vertical semiconductor device having alternating conductivity semiconductor regions |
US7222420B2 (en) * | 2000-07-27 | 2007-05-29 | Fujitsu Limited | Method for making a front and back conductive substrate |
US20040259292A1 (en) * | 2003-04-03 | 2004-12-23 | Eric Beyne | Method for producing electrical through hole interconnects and devices made thereof |
US7276787B2 (en) * | 2003-12-05 | 2007-10-02 | International Business Machines Corporation | Silicon chip carrier with conductive through-vias and method for fabricating same |
US20060001174A1 (en) * | 2004-06-30 | 2006-01-05 | Nec Electronics Corporation | Semiconductor device and method for manufacturing the same |
US20060118965A1 (en) * | 2004-12-02 | 2006-06-08 | Nec Electronics Corporation | Semiconductor device, semiconductor module employing thereof and method for manufacturing semiconductor device |
US20070048896A1 (en) * | 2005-08-30 | 2007-03-01 | International Business Machines Corporation | Conductive through via structure and process for electronic device carriers |
US7772116B2 (en) * | 2005-09-01 | 2010-08-10 | Micron Technology, Inc. | Methods of forming blind wafer interconnects |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110079919A1 (en) * | 2009-10-05 | 2011-04-07 | Stmicroelectronics (Crolles 2) Sas | Electrical connection via for the substrate of a semiconductor device |
FR2951017A1 (en) * | 2009-10-05 | 2011-04-08 | St Microelectronics Crolles 2 | ELECTRICAL CONNECTION VIA FOR SEMICONDUCTOR DEVICE SUBSTRATE |
FR2951018A1 (en) * | 2009-10-05 | 2011-04-08 | St Microelectronics Crolles 2 | ELECTRICAL CONNECTION VIA FOR SEMICONDUCTOR DEVICE SUBSTRATE |
US20110079920A1 (en) * | 2009-10-05 | 2011-04-07 | Stmicroelectronics (Crolles 2) Sas | Electrical connection via for the substrate of a semiconductor device |
US20110121442A1 (en) * | 2009-11-24 | 2011-05-26 | Advanced Semiconductor Engineering, Inc. | Package structure and package process |
US8446000B2 (en) | 2009-11-24 | 2013-05-21 | Chi-Chih Shen | Package structure and package process |
US9349611B2 (en) | 2010-03-22 | 2016-05-24 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor package and manufacturing method thereof |
US8865520B2 (en) | 2010-08-27 | 2014-10-21 | Advanced Semiconductor Engineering, Inc. | Carrier bonding and detaching processes for a semiconductor wafer |
US8692362B2 (en) | 2010-08-30 | 2014-04-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor structure having conductive vias and method for manufacturing the same |
US9007273B2 (en) | 2010-09-09 | 2015-04-14 | Advances Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US8703610B2 (en) | 2010-09-22 | 2014-04-22 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive TSV with insulating annular ring |
US8349735B2 (en) | 2010-09-22 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive TSV with insulating annular ring |
US8786098B2 (en) | 2010-10-11 | 2014-07-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor element having conductive vias and semiconductor package having a semiconductor element with conductive vias and method for making the same |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US9343333B2 (en) | 2010-11-11 | 2016-05-17 | Advanced Semiconductor Engineering, Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US9024445B2 (en) * | 2010-11-19 | 2015-05-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive vias and semiconductor package having semiconductor device |
US20120126420A1 (en) * | 2010-11-19 | 2012-05-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive vias and semiconductor package having semiconductor device |
CN102479765A (en) * | 2010-11-24 | 2012-05-30 | 日月光半导体制造股份有限公司 | Packaging structure with semiconductor component |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US8643167B2 (en) | 2011-01-06 | 2014-02-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with through silicon vias and method for making the same |
US8853819B2 (en) | 2011-01-07 | 2014-10-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor structure with passive element network and manufacturing method thereof |
US8541883B2 (en) | 2011-11-29 | 2013-09-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having shielded conductive vias |
US8975157B2 (en) | 2012-02-08 | 2015-03-10 | Advanced Semiconductor Engineering, Inc. | Carrier bonding and detaching processes for a semiconductor wafer |
US8963316B2 (en) | 2012-02-15 | 2015-02-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and method for manufacturing the same |
US8786060B2 (en) | 2012-05-04 | 2014-07-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US9153542B2 (en) | 2012-08-01 | 2015-10-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having an antenna and manufacturing method thereof |
US8937387B2 (en) | 2012-11-07 | 2015-01-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor device with conductive vias |
US8952542B2 (en) | 2012-11-14 | 2015-02-10 | Advanced Semiconductor Engineering, Inc. | Method for dicing a semiconductor wafer having through silicon vias and resultant structures |
US9406552B2 (en) | 2012-12-20 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive via and manufacturing process |
US9960121B2 (en) | 2012-12-20 | 2018-05-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having conductive via and manufacturing process for same |
US8841751B2 (en) | 2013-01-23 | 2014-09-23 | Advanced Semiconductor Engineering, Inc. | Through silicon vias for semiconductor devices and manufacturing method thereof |
US9728451B2 (en) | 2013-01-23 | 2017-08-08 | Advanced Semiconductor Engineering, Inc. | Through silicon vias for semiconductor devices and manufacturing method thereof |
US9978688B2 (en) | 2013-02-28 | 2018-05-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having a waveguide antenna and manufacturing method thereof |
US9089268B2 (en) | 2013-03-13 | 2015-07-28 | Advanced Semiconductor Engineering, Inc. | Neural sensing device and method for making the same |
US8987734B2 (en) | 2013-03-15 | 2015-03-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor wafer, semiconductor process and semiconductor package |
US9173583B2 (en) | 2013-03-15 | 2015-11-03 | Advanced Semiconductor Engineering, Inc. | Neural sensing device and method for making the same |
Also Published As
Publication number | Publication date |
---|---|
TWI365483B (en) | 2012-06-01 |
US20110189852A1 (en) | 2011-08-04 |
US20110171829A1 (en) | 2011-07-14 |
US8673774B2 (en) | 2014-03-18 |
US8937015B2 (en) | 2015-01-20 |
TW200926259A (en) | 2009-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8673774B2 (en) | Method for forming a via in a substrate | |
US7625818B2 (en) | Method for forming vias in a substrate | |
US8471156B2 (en) | Method for forming a via in a substrate and substrate with a via | |
US8524602B2 (en) | Method for forming vias in a substrate | |
US7843068B2 (en) | Semiconductor chip and method of manufacturing the same | |
JP4327644B2 (en) | Manufacturing method of semiconductor device | |
US8440565B2 (en) | Semiconductor apparatus manufacturing method and semiconductor apparatus | |
US10297531B2 (en) | Method for producing semiconductor device and semiconductor device | |
US9159672B1 (en) | Through via connected backside embedded circuit features structure and method | |
US7741211B2 (en) | Method for manufacturing a semiconductor device | |
US20130221539A1 (en) | Method for producing a semiconductor component with a through-contact and semiconductor component with through-contact | |
EP0411985B1 (en) | Process of making a multilayer network of a connection board for at least one very large scale integrated circuit | |
CN110690164A (en) | Semiconductor device and method for manufacturing the same | |
US7709965B2 (en) | Metal line of semiconductor device and method of manufacturing the same | |
US7670948B2 (en) | Semiconductor device having diffusion barriers and a method of preventing diffusion of copper in a metal interconnection of a semiconductor device | |
US9929132B2 (en) | Semiconductor device and process of making the same | |
CN114725099B (en) | Memory device, semiconductor structure and forming method thereof | |
KR101546190B1 (en) | Substrate structure including through hole electrode and method of manufacturing the same | |
CN101887859B (en) | Method for forming through holes on base material and base material with through holes | |
US20220254947A1 (en) | Method for structuring an insulating layer on a semiconductor wafer | |
JP2005085884A (en) | Semiconductor device and method of manufacturing the same | |
JP4986721B2 (en) | Semiconductor device and manufacturing method thereof | |
US20080054471A1 (en) | Semiconductor Device and Fabricating Method Thereof | |
JP2013033889A (en) | Through wiring board manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, MENG-JEN;REEL/FRAME:021613/0946 Effective date: 20080926 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |