US20090121358A1 - Dual depth trench termination method for improving cu-based interconnect integrity - Google Patents
Dual depth trench termination method for improving cu-based interconnect integrity Download PDFInfo
- Publication number
- US20090121358A1 US20090121358A1 US12/119,187 US11918708A US2009121358A1 US 20090121358 A1 US20090121358 A1 US 20090121358A1 US 11918708 A US11918708 A US 11918708A US 2009121358 A1 US2009121358 A1 US 2009121358A1
- Authority
- US
- United States
- Prior art keywords
- trench
- copper
- vias
- edge
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A trench is formed in a low K dielectric (100) over a plurality of vias (120) also formed in the low K dielectric layer (100). The vias are separated by a distance of less than XV and the edge of the trench is greater than XTO from the edge α of the via closest to the edge of the trench. The trench and vias are subsequently filled with copper (150, 160) to form the interconnect line.
Description
- The invention is generally related to the field of integrated circuits and more specifically to a dual trench depth termination method for improving the integrity of Cu-based semiconductor interconnects.
- High performance integrated circuits utilize low K dielectric layers and copper metal to form the lines that interconnect the various electronic devices that comprise the circuit. The copper interconnect lines comprise copper formed in trenches and vias in the low K dielectric material.
- Illustrated in
FIG. 1 is a cross section diagram of a typical copper interconnect structure showing copper delamination. Copper delamination is a major problem that affects the reliability and operation of the integrated circuit. As shown inFIG. 1 , adielectric layer 10 is formed over a semiconductor. Electronic devices such as transistors, capacitors, and diodes will be formed in the semiconductor. In addition there may be any number of intervening layers and structures between the semiconductor and thedielectric layer 10. The semiconductor and any intervening layers have been omitted for clarity. Acopper layer 20 is formed in the dielectric layer using known methods. Abarrier layer 30 is formed on the copper layer and a seconddielectric layer 40 is formed over the barrier layer. Using known methods such as the dual damascene method,copper lines 60 andvias 50, 51 are formed in the second dielectric layer. During subsequent processing various stresses will be formed in the copper interconnect structure. Currently this stress can lead to the delamination as shown inFIG. 1 . As shown in the Figure, the copper via 51 has lifted away from theunderlying copper layer 20 and is no longer making electrical contact with said layer. This lifting of the via from the underlying copper line is referred to as via delamination (or delamination). This delamination can cause the integrated circuit to become inoperable and fail. There is therefore a need for a method to form copper interconnect structures that will reduce and/or eliminate delamination. The instant invention addresses this need. - A dielectric layer is formed over a semiconductor. Any number of intervening layers can be formed between the semiconductor and the dielectric layer. A plurality of vias, separated by a minimum distance XV, is formed in the dielectric layer to allow the subsequently formed copper layer to contact an underlying copper layer. A trench is formed in the dielectric layer over the plurality of vias with an edge that extends a minimum distance of XTO from the edge α of the via closest to the edge of the trench. The trench can comprise a depth d1 in the region containing the vias and a depth d2 at the edge of the trench. In general the condition d1>d2 will apply to the depths of the trench. The trench and vias will be filled with copper to form a copper interconnect line. The minimum overhang of the copper line will reduce and/or eliminate the copper delamination the currently occurs.
- In the drawings:
-
FIG. 1 shows the cross-section of a copper interconnect structure showing delamination according to the prior art. -
FIGS. 2( a)-2(d) are cross-sectional diagrams showing an embodiment of the instant invention. -
FIGS. 2( e)-2(f) are cross-sectional diagrams showing an embodiment of the instant invention. - Common reference numerals are used throughout the figures to represent like or similar features. The figures are not drawn to scale and are merely provided for illustrative purposes.
- While the following description of the instant invention revolves around
FIGS. 2( a) toFIG. 2( f), the instant invention can be utilized in many semiconductor device structures. The methodology of the instant invention provides a solution to forming reliable copper interconnect structures. - An embodiment of the instant invention will now be described by referring to
FIG. 2( a) toFIG. 2( d). As shown inFIG. 2( a), acopper metal layer 20 is formed on adielectric layer 10. Thedielectric layer 10 is formed over a semiconductor. Electronic devices such as transistors, capacitors, and diodes will be formed in the semiconductor. In addition there may be any number of intervening layers and structures between the semiconductor and thedielectric layer 10. The semiconductor and any intervening layers have been omitted for clarity. Following the formation of thecopper layer 20, abarrier layer 30 is formed on thecopper layer 20. This barrier layer can comprise silicon nitride or any other suitable dielectric material. Adielectric layer 100 is formed on the barrier layer. In an embodiment thedielectric layer 100 can comprise a low dielectric constant (herein after low K dielectric) material. In this disclosure low K refers to dielectric material with a dielectric constant of 3.8 and below. This should be compared with silicon oxide that has a dielectric constant of 3.9. Some examples of low K dielectrics that can be used to form thedielectric layer 100 are fluorine-doped silicate glass (FSG), silsesquioxanes, and organosilicate glass (OSG). OSG material can be formed by chemical vapor deposition (CVD) using organosilane precursors or spin-on using silsesquioxanes. Other low K material that can be used to formlayer 100 include, but is not limited to, poly(arylene ether), parylene, fluoro-polymer, fluorinated amorphous carbon, diamondlike carbon, porous silica, mesoporous silica, porous silsesquioxane, porous polyimide, and porous poly(arylene ether). Following the formation of thedielectric layer 100, a patternedphotoresist layer 110 is formed on the dielectric layer to define a pattern for the etching of thevias 120. - Shown in
FIG. 2( b) is the dielectric structure ofFIG. 2( a) following the etching of thevias 120 in thedielectric layer 100. Following the etching of the vias, amaterial 130 is used to fill thevias 120. In an embodiment of the instant invention thematerial 130 that is used is the same material used to form the backside antireflective coating (BARC) layer. In addition, many different types of organic and inorganic material can be used to fill the via. Following the filling of thevias 120 with amaterial 130, a second patterned photoresist layer comprising 140 and 140 a is formed on the dielectric layer to define the trench. The portion of the patternedphotoresist layer 140 a is optional. Using the patternedphotoresist layer 140, 104 a as an etch mask, the trench structure is formed in the dielectric layer using a dry etching method. In this disclosure dry etching refers to an etch process the does not use liquid chemical etching but instead comprises a plasma assisted etching process. - Shown in
FIG. 2( c) is the structure ofFIG. 2( b) following the etching of the trench in thedielectric layer 100. InFIG. 2( c) the portion of the patterned resistlayer 140 a was not present or was removed during the trench etching process. As shown inFIG. 2( c), a dual depth trench structure is formed. The depth of the trench is measured from the surface of thedielectric layer 100. The first trench depth is d1 and the second trench depth is d2 where d1>d2. The region of the trench R1 that comprises thevias 120 is substantially at the depth d1. There is a transition region R2 where the depth of the trench transitions from d1 to d2. The depth of this transition region is designated d3 where d2<d3<d1. The third region R3 represents the region of the trench where the trench depth is substantially d2. In region R1 of the trench, that comprises the plurality ofvias 120, the vias are separated by a distance XV as shown inFIG. 2( c). In an embodiment of the instant invention the separation XV of thevias 120 is less than 0.7 um and there are n vias where n>2. In order to reduce the delamination of the copper structures that will subsequently be formed in thevias 120, a minimum trench termination overhand XTO must be included. Such a minimum trench termination overhang XTO is shown inFIG. 2( c) and is defined as the distance from the edge α of the via closest to the end of the trench to the end of the trench. In an embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.2 um. In a further embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.35 um. In yet a further embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.5 um. It should be noted that the trench depth at the end of the trench need not necessarily be d2 as shown in the Figure. It is intended that the instant invention encompass any trench depth from d2 to d1. Following the formation of the trench shown inFIG. 2( c), the remaining patternedphotoresist layer 140 is removed andcopper FIG. 2( d). The copper structure that exists in the minimum trench overhand XTO will prevent thecopper structure underlying copper layer 20. - Therefore according to an embodiment of the instant invention, a
copper layer 150 comprising a plurality of n copper vias 160 (where n>2) separated by distance XV must include a minimum termination copper structure (labeled T inFIG. 2( d)) between the edge of the last via and the end of the copper layer. The length of the minimum copper termination structure is greater than XTO where XTO can be 0.2 um, 0.35 um, or 0.5 um. Furthermore the thickness of the copper layer that comprises the viastructures 150 is t1 and the thickness of the minimum termination copper structure T can be any value down to an including t2 as shown inFIG. 2( d). - Shown in
FIG. 2( e) is a cross section of the trench structure formed when the patternedphotoresist structure 140 a remains during the trench etching process. In this embodiment the resulting trench depth is substantially uniform at a depth d4. As described previously the vias are separated by a distance XV where XV is less than 1.0 um and the number of vias n is greater than 2. As described above, in order to reduce the delamination of the copper that will subsequently be formed in the vias, a minimum trench termination overhand XTO must be included as shown inFIG. 2( e). It is defined as the distance from the edge α of the via closest to the end of the trench to the end of the trench. In an embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.2 um. In a further embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.35 um. In yet a further embodiment of the instant invention the minimum trench termination overhang XTO is greater than 0.5 um. Following the formation of the trench shown inFIG. 2( e), the remaining patternedphotoresist layer 140 is removed andcopper FIG. 2( f). The copper structure that exists in the minimum trench overhand XTO will prevent thecopper structure underlying copper layer 20. - Therefore, according to an embodiment of the instant invention, a
copper layer 155 comprising a plurality of n copper vias 165 (where n>2) separated by distance XV must include a minimum termination copper structure (labeled T inFIG. 2( f)) between the edge α of the last via and the end of the copper layer. The length of the minimum copper termination structure is greater than XTO where XTO can be 0.2 um, 0.35 um, or 0.5 um. - The addition of the minimum copper termination structure at the end of a copper line in an integrated circuit is counter intuitive to the trend in integrated circuits to minimize the length of the copper lines used to form the circuit. However it is believed that the minimum termination copper structure reduces the stress (and in particular shear stress) existing at the end of the copper interconnect line. This reduction in stress will reduce the initiation of crack propagation that eventually leads to the delamination of the copper line. The delamination problem will become more severe as the dielectric constant of the material in which the copper line is formed is lowered.
Claims (6)
1-4. (canceled)
5. An integrated circuit copper layer, comprising:
a low K dielectric layer over a semiconductor;
a plurality of vias in a first region of said low K dielectric layer;
a trench with a first edge in said low K dielectric layer over said plurality of vias wherein said trench extends a minimum length XTO beyond the edge a of a via closest to the first edge of said trench; and
a copper layer with a first edge in said trench and said plurality of vias wherein said first edge of said copper layer coincides with said first edge of said trench and extends a minimum length XTO beyond the edge a of said via closest to the first edge of said trench.
6. The integrated circuit layer of claim 5 wherein said copper layer comprises a first thickness t1 in said first region and a second thickness t2 at said first edge wherein t1 is greater than t2.
7. The integrated circuit copper layer of claim 5 wherein said minimum length XTO is 0.2 um.
8. The integrated circuit copper layer of claim 7 wherein 5 said plurality of vias are separated by a distance less than 1.0 um.
9. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/119,187 US20090121358A1 (en) | 2003-09-16 | 2008-05-12 | Dual depth trench termination method for improving cu-based interconnect integrity |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/663,948 US7387960B2 (en) | 2003-09-16 | 2003-09-16 | Dual depth trench termination method for improving Cu-based interconnect integrity |
US12/119,187 US20090121358A1 (en) | 2003-09-16 | 2008-05-12 | Dual depth trench termination method for improving cu-based interconnect integrity |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/663,948 Division US7387960B2 (en) | 2003-09-16 | 2003-09-16 | Dual depth trench termination method for improving Cu-based interconnect integrity |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090121358A1 true US20090121358A1 (en) | 2009-05-14 |
Family
ID=34194738
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/663,948 Active 2025-10-30 US7387960B2 (en) | 2003-09-16 | 2003-09-16 | Dual depth trench termination method for improving Cu-based interconnect integrity |
US12/119,187 Abandoned US20090121358A1 (en) | 2003-09-16 | 2008-05-12 | Dual depth trench termination method for improving cu-based interconnect integrity |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/663,948 Active 2025-10-30 US7387960B2 (en) | 2003-09-16 | 2003-09-16 | Dual depth trench termination method for improving Cu-based interconnect integrity |
Country Status (4)
Country | Link |
---|---|
US (2) | US7387960B2 (en) |
EP (1) | EP1517366A3 (en) |
JP (1) | JP2005094008A (en) |
TW (1) | TW200522256A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070145596A1 (en) * | 2005-12-22 | 2007-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of fabricating same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5895261A (en) * | 1995-11-09 | 1999-04-20 | Lsi Logic Corporation | Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench |
US20020011671A1 (en) * | 2000-07-31 | 2002-01-31 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US6468894B1 (en) * | 2001-03-21 | 2002-10-22 | Advanced Micro Devices, Inc. | Metal interconnection structure with dummy vias |
US6566242B1 (en) * | 2001-03-23 | 2003-05-20 | International Business Machines Corporation | Dual damascene copper interconnect to a damascene tungsten wiring level |
US20030139031A1 (en) * | 1999-06-04 | 2003-07-24 | Shinichi Fukada | Semiconductor device and method of manufacturing the same |
US20030148604A1 (en) * | 2001-12-13 | 2003-08-07 | Mou-Shiung Lin | Chip structure and process for forming the same |
US20030227089A1 (en) * | 2002-06-06 | 2003-12-11 | Fujitsu Limited | Semiconductor device and method for manufacturing the same |
US6734090B2 (en) * | 2002-02-20 | 2004-05-11 | International Business Machines Corporation | Method of making an edge seal for a semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3790469B2 (en) | 2001-12-21 | 2006-06-28 | 富士通株式会社 | Semiconductor device |
-
2003
- 2003-09-16 US US10/663,948 patent/US7387960B2/en active Active
-
2004
- 2004-08-31 TW TW093126285A patent/TW200522256A/en unknown
- 2004-09-02 EP EP04104237A patent/EP1517366A3/en not_active Withdrawn
- 2004-09-15 JP JP2004267709A patent/JP2005094008A/en active Pending
-
2008
- 2008-05-12 US US12/119,187 patent/US20090121358A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5895261A (en) * | 1995-11-09 | 1999-04-20 | Lsi Logic Corporation | Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench |
US20030139031A1 (en) * | 1999-06-04 | 2003-07-24 | Shinichi Fukada | Semiconductor device and method of manufacturing the same |
US20020011671A1 (en) * | 2000-07-31 | 2002-01-31 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US6433432B2 (en) * | 2000-07-31 | 2002-08-13 | Fujitsu Limited | Semiconductor device having fluorined insulating film and reduced fluorine at interconnection interfaces and method of manufacturing the same |
US6468894B1 (en) * | 2001-03-21 | 2002-10-22 | Advanced Micro Devices, Inc. | Metal interconnection structure with dummy vias |
US6566242B1 (en) * | 2001-03-23 | 2003-05-20 | International Business Machines Corporation | Dual damascene copper interconnect to a damascene tungsten wiring level |
US20030148604A1 (en) * | 2001-12-13 | 2003-08-07 | Mou-Shiung Lin | Chip structure and process for forming the same |
US6734090B2 (en) * | 2002-02-20 | 2004-05-11 | International Business Machines Corporation | Method of making an edge seal for a semiconductor device |
US20030227089A1 (en) * | 2002-06-06 | 2003-12-11 | Fujitsu Limited | Semiconductor device and method for manufacturing the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070145596A1 (en) * | 2005-12-22 | 2007-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of fabricating same |
US7781892B2 (en) | 2005-12-22 | 2010-08-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of fabricating same |
Also Published As
Publication number | Publication date |
---|---|
JP2005094008A (en) | 2005-04-07 |
TW200522256A (en) | 2005-07-01 |
US7387960B2 (en) | 2008-06-17 |
US20050059189A1 (en) | 2005-03-17 |
EP1517366A2 (en) | 2005-03-23 |
EP1517366A3 (en) | 2006-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7871923B2 (en) | Self-aligned air-gap in interconnect structures | |
US8138082B2 (en) | Method for forming metal interconnects in a dielectric material | |
US20050233572A1 (en) | Dual damascene structure formed of low-k dielectric materials | |
JP2004179659A (en) | Formation of via hole for damascene metal conductor in integrated circuit | |
KR20010019643A (en) | Method for manufacturing multilevel metal interconnections having low dielectric constant insulator | |
TWI232481B (en) | Manufacturing method for semiconductor device and the semiconductor device | |
JP5047504B2 (en) | Method for manufacturing dual damascene wiring of semiconductor device using via capping protective film | |
US7387960B2 (en) | Dual depth trench termination method for improving Cu-based interconnect integrity | |
KR100703559B1 (en) | The semiconductor device having dual damascene structure and the manufacturing method thereof | |
JP2004006708A (en) | Method for manufacturing semiconductor device | |
KR100399909B1 (en) | Method of forming inter-metal dielectric in a semiconductor device | |
KR20010061516A (en) | Method of forming a metal line in a semiconductor device | |
KR100909177B1 (en) | How to form a dual damascene pattern | |
US20060148244A1 (en) | Method for cleaning a semiconductor substrate | |
KR100678003B1 (en) | Methord for manufacturing dual damascene pattern | |
KR100602132B1 (en) | Method for fabricating dual damascene pattern | |
KR100505625B1 (en) | Semiconductor device having air gap in interlevel insulating layer and manufacturing method thereof | |
KR100571406B1 (en) | Method for manufacturing metal wiring of semiconductor device | |
KR100835423B1 (en) | Method for forming dual damascene pattern in semiconductor manufacturing process | |
KR100458078B1 (en) | Method for forming metal interconnection of semiconductor device to reduce em phenomenon and leakage current | |
KR20040077307A (en) | Method for forming of damascene metal wire | |
KR100789612B1 (en) | Semiconductor device and the fabricating method thereof | |
KR100815948B1 (en) | Method for fabricating semiconductor device using self-aligned dual damascene process | |
TW565908B (en) | Manufacturing method of dual damanscene structure | |
JP2002134609A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |