US20070082472A1 - Method of manufacturing contact hole - Google Patents
Method of manufacturing contact hole Download PDFInfo
- Publication number
- US20070082472A1 US20070082472A1 US11/306,249 US30624905A US2007082472A1 US 20070082472 A1 US20070082472 A1 US 20070082472A1 US 30624905 A US30624905 A US 30624905A US 2007082472 A1 US2007082472 A1 US 2007082472A1
- Authority
- US
- United States
- Prior art keywords
- trench
- mask layer
- layer
- substrate
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 58
- 229920002120 photoresistant polymer Polymers 0.000 claims description 94
- 238000000034 method Methods 0.000 claims description 45
- 239000000463 material Substances 0.000 claims description 21
- 238000005530 etching Methods 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- 238000000206 photolithography Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 125
- 238000012545 processing Methods 0.000 description 12
- 238000001312 dry etching Methods 0.000 description 10
- 230000003287 optical effect Effects 0.000 description 9
- 238000013461 design Methods 0.000 description 6
- 239000011229 interlayer Substances 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 5
- 238000004380 ashing Methods 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 239000012459 cleaning agent Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
Definitions
- Taiwan application serial no. 94135336 filed on Oct. 11, 2005. All disclosure of the Taiwan application is incorporated herein by reference.
- the present invention relates to a method of manufacturing semiconductor device. More particularly, the present invention relates to a method of manufacturing contact hole that uses a mask.
- optical properties of material is harder to gauge and the photolithographic process has encountered some machine processing limits and physical limit in optical properties.
- the process of fabricating contact holes using photolithographic technique is increasingly difficult and the critical dimension and the alignment accuracy of the contact hole are increasingly difficult to control. Consequently, the cost of production continues to rise while the yield continues to drop.
- the method of fabricating the contact hole must be improved under the present equipment and fabricating conditions.
- the processing window has to be increased to lower the production cost.
- At least one objective of the present invention is to provide a method of manufacturing contact hole that can increase the capability of controlling the critical dimension.
- At least another objective of the present invention is to provide a method of manufacturing contact hole that can increase the process window and reduce cost.
- the invention provides a method of manufacturing a contact hole.
- a substrate is provided.
- a mask layer is formed over the substrate and at least a first trench is formed in the mask layer.
- the depth of the first trench is not greater than the thickness of the mask layer and the first trench extends in a first direction.
- at least a second trench is formed in the mask layer.
- the depth of the second trench is not greater than the thickness of the mask layer and the second trench extends in a second direction.
- the second direction crosses over the first direction.
- part of the substrate exposed by the opening is removed to form a contact hole in the substrate.
- the step of forming at least one first trench in the mask layer includes forming a first patterned photoresist layer over the mask layer. Then, using the first patterned photoresist layer as a mask, part of the mask layer is removed to form at least a first trench in the mask layer. After that, the first patterned photoresist layer is removed.
- the first patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- the step of forming at least one second trench in the mask layer includes forming a second patterned photoresist layer over the mask layer. Then, using the second patterned photoresist layer as a mask, part of the mask layer is removed to form at least a second trench in the mask layer.
- the first trench exposes a portion of the substrate.
- the second patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- the mask layer is fabricated using silicon nitride, for example.
- the process of fabricating a contact hole is more difficult than fabricating a line or a trench. Therefore, the present invention utilizes the stability and high etching selectivity of a mask layer.
- trench patterns are used to fabricate the mask for forming the contact hole so that the contact hole can have a bigger processing window. In this way, the process of fabricating the contact hole has the same processing capability as fabricating a line or a trench.
- a line pattern is much easier to fabricate and far more accurate than a dot pattern so that the production cost can be significantly reduced.
- the optical characteristics of line patterns are much easier to manage so that the time for putting up a design is shortened and the amount of information related to each photomask is substantially reduced.
- the present invention also lowers the degree of difficulties in the manufacturing process and simplifies the processing steps to produce a highly stable structure.
- the present invention also provides a method of fabricating a contact hole.
- a substrate is provided.
- a mask layer is formed over the substrate and then a first photoresist layer is formed over the mask layer.
- a first exposure process and a first development of the first photoresist layer are performed in sequence to form at least a first trench that exposes the mask layer in the first photoresist layer.
- the first photomask has at least a first line opening.
- the first line opening in the photomask and the first trench in the first photoresist layer extend in a first direction.
- a first etching operation is performed to form at least a second trench in the mask layer.
- the second trench has a depth not greater than the thickness of the mask layer.
- the first photoresist layer is removed and then a second photoresist layer is formed over the substrate.
- a second photomask using a second photomask, a second exposure process and a second developing process of the second photoresist layer is performed in sequence to form at least a third trench that exposes the mask layer in the second photoresist layer.
- the second photomask has at least a second line opening.
- the second line opening in the second photomask and the third trench in the second photoresist layer extend in a second direction such that the second direction intersects the first direction.
- a second etching operation is performed to form a fourth trench in the mask layer.
- the fourth trench has a depth not greater than the thickness of the mask layer. Furthermore, the place where the second trench and the fourth trench cross over each other exposes the substrate. Finally, part of the exposed substrate is removed.
- after forming the fourth trench but before removing part of the exposed substrate further includes removing the second photoresist layer.
- the first photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- the second patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- the mask layer is fabricated using silicon nitride, for example.
- two separate masks including a mask layer with trench pattern thereon and a patterned photoresist layer is used to form a contact hole in the substrate so that the harder-to-produce contact hole in a photolithographic process can have a wider processing window.
- the optical characteristics of a line pattern are much easier to manage than a dot pattern so that design and fabrication of line pattern on a photomask is much simpler. As a result, the production cost can be significantly reduced.
- FIGS. 1A through 1E are perspective views showing the steps for fabricating contact holes on a substrate according to a first embodiment of the present invention.
- FIG. 2 is a top view of FIG. 1D .
- FIGS. 3A through 3D are perspective views showing the steps for fabricating contact holes on a substrate according to a second embodiment of the present invention.
- FIGS. 1A through 1E are perspective views showing the steps for fabricating contact holes on a substrate according to a first embodiment of the present invention.
- the term ‘contact hole’ is a generic term for all kinds of contact holes, via holes and other types having a similar structure.
- a substrate 100 is provided.
- the substrate 100 has a semiconductor device or a metallic interconnect (not shown) disposed therein, for example.
- the uppermost layer is an inter-layer dielectric (ILD, not shown), for example.
- the contact will form in the inter-layer dielectric (ILD) layer so that the semiconductor device or the metallic interconnect can electrically connect with the outside.
- a mask layer 102 is formed over the substrate 100 .
- the mask layer 102 is fabricated using a material having a significantly different etching selectivity relative to the inter-layer dielectric (ILD) layer. If the ILD layer is fabricated using silicon oxide, the mask layer 102 is preferably a silicon nitride layer formed by a chemical vapor deposition process.
- a patterned photoresist layer 104 is formed over the mask layer 102 .
- the patterned photoresist layer 104 is fabricated using a positive photoresist or a negative photoresist, for example.
- the method of forming the patterned photoresist layer 104 includes forming a first photoresist layer (not shown) over the mask layer 102 .
- a exposure process is performed using a photomask (not shown) with line openings in the ‘y’ direction, and then a developing process is performed to form at least a trench 105 extending in the ‘y’ direction in the first photoresist layer.
- the trench 105 exposes a portion of the mask layer 102 .
- part of the mask layer 102 is removed to from a plurality of trenches 106 (can be seen in FIG. 1B ) in the mask layer 102 by using the patterned photoresist layer 104 as a mask.
- the trenches 106 are arranged in parallel to each other.
- the method of removing part of the mask layer 102 includes performing a dry etching operation 108 , for example.
- the trenches 106 have a depth d 1 smaller than the thickness t of the mask layer 102 and extends in a ‘y’ direction. Then, the patterned photoresist layer 104 is removed.
- the method of removing the patterned photoresist layer 104 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent, for example.
- another patterned photoresist layer 110 is formed over the mask layer 102 .
- the patterned photoresist layer 110 is fabricated using a positive photoresist material or a negative photoresist material, for example.
- the method of forming the patterned photoresist layer 110 includes forming a second photoresist layer (not shown) over the mask layer 102 . Then, a exposure process is performed by using a photomask (not shown) with line openings running in the ‘x’ direction, and then a developing process is performed to form at least a trench 107 extending in the ‘x’ direction and exposing the mask layer 102 in the second photoresist layer.
- the ‘x’ direction and the ‘y’ direction cross over each other.
- part of the mask layer 102 is removed to form a plurality of trenches 112 (shown in FIG. 1D ) in the mask layer 102 by using the patterned photoresist layer 110 as a mask.
- the trenches 112 are arranged in parallel to each other.
- the method of removing part of the mask layer 102 includes performing a dry etching operation 114 , for example.
- the trenches 112 have a depth d 2 smaller than the thickness t of the mask layer 102 and extend in the ‘x’ direction. Furthermore, there is an opening 116 at the location where the trench 112 and the trench 106 cross over each other. The openings 116 expose a portion of the substrate 100 . The substrate 100 under the openings 116 are the locations for forming the contact holes in a subsequent operation. Then, using the patterned photoresist layer 110 and the mask layer 102 as a mask, part of the substrate 100 is removed to form contact holes in the substrate 100 .
- the patterned photoresist layer 110 can be removed so that only the mask layer 102 is used as a mask to remove part of the substrate 100 and form the contact holes in the substrate 100 .
- the need for removing the patterned photoresist layer 110 depends on the actual processing requirements.
- the method of removing the patterned photoresist layer 110 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent.
- the method of removing part of the substrate 100 exposed by the opening 116 includes performing a dry etching operation 118 , for example.
- FIG. 2 is a top view of FIG. 1D .
- the substrate 100 can be divided into areas A, B, C and D. Since areas A have not gone through any of the dry etching operations 108 or 114 , the mask layer 102 in areas A has the original thickness. Due to the formation of the trenches 106 and 112 , the mask layer 102 in areas B and D has a thickness smaller than the original thickness of the mask layer 102 but a sufficient thickness to withstand the dry etching operation 118 . Since the openings 116 in areas C expose part of the substrate 100 through the openings 116 , the mask layer 102 in areas C is completely removed.
- a plurality of contact holes 120 has already formed in the substrate 100 . Because the mask layer 102 in areas B and D must have a sufficient thickness to withstand the dry etching operation 118 , the etching depth of the trenches 106 and 112 will be smaller than the thickness t of the mask layer 102 . This ensures that the dry etching operation 118 will not damage the mask layer 102 in areas B and D and expose the substrate 100 . Thus, the actual dimension of the contact hole 120 and the designed dimension are guaranteed to match and trenches are prevented from forming over the substrate 100 to bring out electrical problems in the subsequently formed contact plug.
- the pattern dimension of micro-lines and trenches can be fabricated more accurately while a hole pattern has optical properties that are much harder to control.
- the very stable and highly etching selective characteristics of a mask layer is utilized and a trench pattern is used in a lithographic operation to produce a mask for forming the contact holes.
- the processing capability for forming the contact hole is on par with the processing of a line or a trench.
- the fabrication of a line pattern is easier and more accurate than the fabrication of a dot pattern and hence is much cheaper to produce.
- the optical characteristics of a line pattern are easier to manage than the optical characteristics of a dot pattern. Therefore, considerable time is saved in designing a line pattern and the amount of information related to each photomask is substantially reduced.
- the present invention not only significantly lowers the degree of difficulties in the processing operation and simplifies the processing steps, but also provides a more stable structure.
- FIGS. 3A through 3D are perspective views showing the steps for fabricating contact holes on a substrate according to another embodiment of the present invention.
- the term ‘contact hole’ is a generic term for all kinds of contact holes, via holes and other types having a similar structure.
- a substrate 200 is provided.
- the substrate 200 has a semiconductor device or a metallic interconnect (not shown) disposed therein, for example.
- the uppermost layer is an inter-layer dielectric (ILD, not shown), for example.
- the contact will form in the inter-layer dielectric (ILD) layer so that the semiconductor device or the metallic interconnect can electrically connect with the outside.
- a mask layer 202 is formed over the substrate 200 .
- the mask layer 202 is fabricated using a material having a significantly different etching selectivity relative to the inter-layer dielectric (ILD) layer. If the ILD layer is fabricated using silicon oxide, the mask layer 202 is preferably a silicon nitride layer formed by a chemical vapor deposition process.
- a patterned photoresist layer 204 is formed over the mask layer 202 .
- the patterned photoresist layer 204 is formed using a method identical to the first embodiment and can be fabricated using a positive photoresist or a negative photoresist, for example.
- part of the mask layer 202 is removed to from a plurality of trenches 206 (can be seen in FIG. 3B ) in the mask layer 202 by using the patterned photomask 204 as a mask.
- the trenches 206 are arranged in parallel to each other, for example.
- the method of removing part of the mask layer 202 includes performing a dry etching operation 208 , for example.
- the trenches 206 extend in the ‘a’ direction and expose part of the substrate 200 . Then, the patterned photoresist layer 204 is removed.
- the method of removing the patterned photoresist layer 204 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent, for example.
- another patterned photoresist layer 210 is formed on the substrate 200 and the mask layer 202 .
- the patterned photoresist layer 210 can be fabricated using a positive photoresist material or a negative photoresist material, for example.
- the patterned photoresist layer 210 has a plurality of trenches 212 .
- the trenches 212 are arranged in parallel to one another and extend in a ‘b’ direction such that the ‘b’ direction intersects the ‘a’ direction.
- the crossover location 214 where the trench 212 intersects the trench 206 exposes the substrate 200 .
- a dry etching operation 216 is performed to remove part of the exposed substrate 200 in the crossover location 214 by using the mask layer 202 and the patterned photoresist layer 210 as a mask.
- the foregoing process has produced a plurality of contact holes 218 in the substrate 200 .
- the present invention utilizes two separate masks including a mask layer with trench pattern thereon and a patterned photoresist layer to form a contact hole in the substrate so that the harder-to-produce contact hole pattern in a photolithographic process can have a wider processing window.
- the optical characteristics of a line pattern is much easier to manage than a dot pattern so that design and fabrication of line pattern on a photomask is much simpler. As a result, the production cost can be significantly reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
A method of manufacturing contact hole is provided. First, a mask layer is formed on a substrate and a plurality of trenches is formed in the mask layer along two directions that cross over each other. The depth of the trenches is not greater than the thickness of the mask layer. However, there is an opening in the mask layer in the place where the trenches cross over each other. The opening exposes the substrate. Part of the substrate exposed by the opening is removed to form a contact hole in the substrate. In photolithography, it is easier to form lines than to form dots. Hence, the dimensions of contact holes are more precisely controlled.
Description
- This application claims the priority benefit of Taiwan application serial no. 94135336, filed on Oct. 11, 2005. All disclosure of the Taiwan application is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a method of manufacturing semiconductor device. More particularly, the present invention relates to a method of manufacturing contact hole that uses a mask.
- 2. Description of the Related Art
- With the rapid development of integrated circuit fabrication technologies, device miniaturization and integration is a definite trend and an important target issue for the manufacturing industry. However, as the size of the devices continues to shrink, the dimension and the width of interconnecting lines linking up various devices also reduce. Therefore, the process of fabricating these devices has become increasingly difficult.
- For example, due to the size reduction, optical properties of material is harder to gauge and the photolithographic process has encountered some machine processing limits and physical limit in optical properties. As a result, the process of fabricating contact holes using photolithographic technique is increasingly difficult and the critical dimension and the alignment accuracy of the contact hole are increasingly difficult to control. Consequently, the cost of production continues to rise while the yield continues to drop.
- To increase the capacity for controlling the critical dimension of a contact hole, the method of fabricating the contact hole must be improved under the present equipment and fabricating conditions. Alternatively, the processing window has to be increased to lower the production cost.
- Accordingly, at least one objective of the present invention is to provide a method of manufacturing contact hole that can increase the capability of controlling the critical dimension.
- At least another objective of the present invention is to provide a method of manufacturing contact hole that can increase the process window and reduce cost.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method of manufacturing a contact hole. First, a substrate is provided. A mask layer is formed over the substrate and at least a first trench is formed in the mask layer. The depth of the first trench is not greater than the thickness of the mask layer and the first trench extends in a first direction. Thereafter, at least a second trench is formed in the mask layer. The depth of the second trench is not greater than the thickness of the mask layer and the second trench extends in a second direction. The second direction crosses over the first direction. There is an opening in the mask layer in the location where the first trench and the second trench cross over each other. The opening exposes the substrate. Then, part of the substrate exposed by the opening is removed to form a contact hole in the substrate.
- In one embodiment of the present invention, the step of forming at least one first trench in the mask layer includes forming a first patterned photoresist layer over the mask layer. Then, using the first patterned photoresist layer as a mask, part of the mask layer is removed to form at least a first trench in the mask layer. After that, the first patterned photoresist layer is removed.
- In one embodiment of the present invention, the first patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- In one embodiment of the present invention, the step of forming at least one second trench in the mask layer includes forming a second patterned photoresist layer over the mask layer. Then, using the second patterned photoresist layer as a mask, part of the mask layer is removed to form at least a second trench in the mask layer.
- In one embodiment of the present invention, after forming the second trench in the mask layer but before removing part of the substrate exposed by the opening, further includes removing the second patterned photoresist layer.
- In one embodiment of the present invention, the first trench exposes a portion of the substrate.
- In one embodiment of the present invention, the second patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- In one embodiment of the present invention, the mask layer is fabricated using silicon nitride, for example.
- In photolithography, the process of fabricating a contact hole is more difficult than fabricating a line or a trench. Therefore, the present invention utilizes the stability and high etching selectivity of a mask layer. In the photolithographic process, trench patterns are used to fabricate the mask for forming the contact hole so that the contact hole can have a bigger processing window. In this way, the process of fabricating the contact hole has the same processing capability as fabricating a line or a trench. Furthermore, in the fabrication of photomasks, a line pattern is much easier to fabricate and far more accurate than a dot pattern so that the production cost can be significantly reduced. Moreover, in the design of photomasks, the optical characteristics of line patterns are much easier to manage so that the time for putting up a design is shortened and the amount of information related to each photomask is substantially reduced. In addition, the present invention also lowers the degree of difficulties in the manufacturing process and simplifies the processing steps to produce a highly stable structure.
- The present invention also provides a method of fabricating a contact hole. First, a substrate is provided. A mask layer is formed over the substrate and then a first photoresist layer is formed over the mask layer. Then, using a first photomask, a first exposure process and a first development of the first photoresist layer are performed in sequence to form at least a first trench that exposes the mask layer in the first photoresist layer. The first photomask has at least a first line opening. The first line opening in the photomask and the first trench in the first photoresist layer extend in a first direction. Thereafter, using the first photoresist layer as a mask, a first etching operation is performed to form at least a second trench in the mask layer. The second trench has a depth not greater than the thickness of the mask layer. After that, the first photoresist layer is removed and then a second photoresist layer is formed over the substrate. Then, using a second photomask, a second exposure process and a second developing process of the second photoresist layer is performed in sequence to form at least a third trench that exposes the mask layer in the second photoresist layer. The second photomask has at least a second line opening. The second line opening in the second photomask and the third trench in the second photoresist layer extend in a second direction such that the second direction intersects the first direction. After that, using the second photoresist layer as a mask, a second etching operation is performed to form a fourth trench in the mask layer. The fourth trench has a depth not greater than the thickness of the mask layer. Furthermore, the place where the second trench and the fourth trench cross over each other exposes the substrate. Finally, part of the exposed substrate is removed.
- In one embodiment of the present invention, after forming the fourth trench but before removing part of the exposed substrate, further includes removing the second photoresist layer.
- In one embodiment of the present invention, the first photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- In one embodiment of the present invention, the second patterned photoresist layer is fabricated using a positive photoresist material or a negative photoresist material, for example.
- In one embodiment of the present invention, the mask layer is fabricated using silicon nitride, for example.
- In the present invention, two separate masks including a mask layer with trench pattern thereon and a patterned photoresist layer is used to form a contact hole in the substrate so that the harder-to-produce contact hole in a photolithographic process can have a wider processing window. In addition, the optical characteristics of a line pattern are much easier to manage than a dot pattern so that design and fabrication of line pattern on a photomask is much simpler. As a result, the production cost can be significantly reduced.
- It is to be understood that both the general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
-
FIGS. 1A through 1E are perspective views showing the steps for fabricating contact holes on a substrate according to a first embodiment of the present invention. -
FIG. 2 is a top view ofFIG. 1D . -
FIGS. 3A through 3D are perspective views showing the steps for fabricating contact holes on a substrate according to a second embodiment of the present invention. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIGS. 1A through 1E are perspective views showing the steps for fabricating contact holes on a substrate according to a first embodiment of the present invention. The term ‘contact hole’ is a generic term for all kinds of contact holes, via holes and other types having a similar structure. - First, as shown in
FIG. 1A , asubstrate 100 is provided. Thesubstrate 100 has a semiconductor device or a metallic interconnect (not shown) disposed therein, for example. The uppermost layer is an inter-layer dielectric (ILD, not shown), for example. The contact will form in the inter-layer dielectric (ILD) layer so that the semiconductor device or the metallic interconnect can electrically connect with the outside. Then, amask layer 102 is formed over thesubstrate 100. Themask layer 102 is fabricated using a material having a significantly different etching selectivity relative to the inter-layer dielectric (ILD) layer. If the ILD layer is fabricated using silicon oxide, themask layer 102 is preferably a silicon nitride layer formed by a chemical vapor deposition process. Thereafter, a patternedphotoresist layer 104 is formed over themask layer 102. The patternedphotoresist layer 104 is fabricated using a positive photoresist or a negative photoresist, for example. The method of forming the patternedphotoresist layer 104 includes forming a first photoresist layer (not shown) over themask layer 102. Then, a exposure process is performed using a photomask (not shown) with line openings in the ‘y’ direction, and then a developing process is performed to form at least atrench 105 extending in the ‘y’ direction in the first photoresist layer. Thetrench 105 exposes a portion of themask layer 102. Thereafter, part of themask layer 102 is removed to from a plurality of trenches 106 (can be seen inFIG. 1B ) in themask layer 102 by using the patternedphotoresist layer 104 as a mask. Thetrenches 106 are arranged in parallel to each other. The method of removing part of themask layer 102 includes performing adry etching operation 108, for example. - As shown in
FIG. 1B , thetrenches 106 have a depth d1 smaller than the thickness t of themask layer 102 and extends in a ‘y’ direction. Then, the patternedphotoresist layer 104 is removed. The method of removing the patternedphotoresist layer 104 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent, for example. - As shown in
FIG. 1C , another patternedphotoresist layer 110 is formed over themask layer 102. The patternedphotoresist layer 110 is fabricated using a positive photoresist material or a negative photoresist material, for example. The method of forming the patternedphotoresist layer 110 includes forming a second photoresist layer (not shown) over themask layer 102. Then, a exposure process is performed by using a photomask (not shown) with line openings running in the ‘x’ direction, and then a developing process is performed to form at least atrench 107 extending in the ‘x’ direction and exposing themask layer 102 in the second photoresist layer. The ‘x’ direction and the ‘y’ direction cross over each other. Thereafter, part of themask layer 102 is removed to form a plurality of trenches 112 (shown inFIG. 1D ) in themask layer 102 by using the patternedphotoresist layer 110 as a mask. Thetrenches 112 are arranged in parallel to each other. The method of removing part of themask layer 102 includes performing adry etching operation 114, for example. - As shown in
FIG. 1D , thetrenches 112 have a depth d2 smaller than the thickness t of themask layer 102 and extend in the ‘x’ direction. Furthermore, there is anopening 116 at the location where thetrench 112 and thetrench 106 cross over each other. Theopenings 116 expose a portion of thesubstrate 100. Thesubstrate 100 under theopenings 116 are the locations for forming the contact holes in a subsequent operation. Then, using the patternedphotoresist layer 110 and themask layer 102 as a mask, part of thesubstrate 100 is removed to form contact holes in thesubstrate 100. Alternatively, the patternedphotoresist layer 110 can be removed so that only themask layer 102 is used as a mask to remove part of thesubstrate 100 and form the contact holes in thesubstrate 100. Obviously, the need for removing the patternedphotoresist layer 110 depends on the actual processing requirements. The method of removing the patternedphotoresist layer 110 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent. The method of removing part of thesubstrate 100 exposed by theopening 116 includes performing adry etching operation 118, for example. - The thickness of any part of the
mask layer 102 must be big enough to resist thedry etching operation 118.FIG. 2 is a top view ofFIG. 1D . As shown inFIG. 2 , thesubstrate 100 can be divided into areas A, B, C and D. Since areas A have not gone through any of thedry etching operations mask layer 102 in areas A has the original thickness. Due to the formation of thetrenches mask layer 102 in areas B and D has a thickness smaller than the original thickness of themask layer 102 but a sufficient thickness to withstand thedry etching operation 118. Since theopenings 116 in areas C expose part of thesubstrate 100 through theopenings 116, themask layer 102 in areas C is completely removed. - As shown in
FIGS. 2 and 1 E, after aforesaid steps, a plurality of contact holes 120 has already formed in thesubstrate 100. Because themask layer 102 in areas B and D must have a sufficient thickness to withstand thedry etching operation 118, the etching depth of thetrenches mask layer 102. This ensures that thedry etching operation 118 will not damage themask layer 102 in areas B and D and expose thesubstrate 100. Thus, the actual dimension of thecontact hole 120 and the designed dimension are guaranteed to match and trenches are prevented from forming over thesubstrate 100 to bring out electrical problems in the subsequently formed contact plug. - In general, for an optical exposure system having the same hole diameter and source wavelength, the pattern dimension of micro-lines and trenches can be fabricated more accurately while a hole pattern has optical properties that are much harder to control. In the present invention, the very stable and highly etching selective characteristics of a mask layer is utilized and a trench pattern is used in a lithographic operation to produce a mask for forming the contact holes. Hence, the focusing depth and the exposure tolerance of the contact hole is increased. As a result, the processing capability for forming the contact hole is on par with the processing of a line or a trench. Furthermore, in the fabrication of the photomask, the fabrication of a line pattern is easier and more accurate than the fabrication of a dot pattern and hence is much cheaper to produce. Moreover, in the design of the photomask, the optical characteristics of a line pattern are easier to manage than the optical characteristics of a dot pattern. Therefore, considerable time is saved in designing a line pattern and the amount of information related to each photomask is substantially reduced. In addition, the present invention not only significantly lowers the degree of difficulties in the processing operation and simplifies the processing steps, but also provides a more stable structure.
-
FIGS. 3A through 3D are perspective views showing the steps for fabricating contact holes on a substrate according to another embodiment of the present invention. The term ‘contact hole’ is a generic term for all kinds of contact holes, via holes and other types having a similar structure. - First, as shown in
FIG. 3A , asubstrate 200 is provided. Thesubstrate 200 has a semiconductor device or a metallic interconnect (not shown) disposed therein, for example. The uppermost layer is an inter-layer dielectric (ILD, not shown), for example. The contact will form in the inter-layer dielectric (ILD) layer so that the semiconductor device or the metallic interconnect can electrically connect with the outside. Then, amask layer 202 is formed over thesubstrate 200. Themask layer 202 is fabricated using a material having a significantly different etching selectivity relative to the inter-layer dielectric (ILD) layer. If the ILD layer is fabricated using silicon oxide, themask layer 202 is preferably a silicon nitride layer formed by a chemical vapor deposition process. Thereafter, a patterned photoresist layer 204 is formed over themask layer 202. The patterned photoresist layer 204 is formed using a method identical to the first embodiment and can be fabricated using a positive photoresist or a negative photoresist, for example. Then, part of themask layer 202 is removed to from a plurality of trenches 206 (can be seen inFIG. 3B ) in themask layer 202 by using the patterned photomask 204 as a mask. Thetrenches 206 are arranged in parallel to each other, for example. The method of removing part of themask layer 202 includes performing adry etching operation 208, for example. - As shown in
FIG. 3B , thetrenches 206 extend in the ‘a’ direction and expose part of thesubstrate 200. Then, the patterned photoresist layer 204 is removed. The method of removing the patterned photoresist layer 204 includes performing an ashing operation and performing a cleaning operation using an RCA solution as the cleaning agent, for example. - As shown in
FIG. 3C , another patternedphotoresist layer 210 is formed on thesubstrate 200 and themask layer 202. The patternedphotoresist layer 210 can be fabricated using a positive photoresist material or a negative photoresist material, for example. The patternedphotoresist layer 210 has a plurality oftrenches 212. Thetrenches 212 are arranged in parallel to one another and extend in a ‘b’ direction such that the ‘b’ direction intersects the ‘a’ direction. In addition, thecrossover location 214 where thetrench 212 intersects thetrench 206 exposes thesubstrate 200. - As shown in
FIG. 3D , adry etching operation 216 is performed to remove part of the exposedsubstrate 200 in thecrossover location 214 by using themask layer 202 and the patternedphotoresist layer 210 as a mask. Hence, the foregoing process has produced a plurality ofcontact holes 218 in thesubstrate 200. - In summary, the present invention utilizes two separate masks including a mask layer with trench pattern thereon and a patterned photoresist layer to form a contact hole in the substrate so that the harder-to-produce contact hole pattern in a photolithographic process can have a wider processing window. In addition, in the fabrication and design of the photomask, the optical characteristics of a line pattern is much easier to manage than a dot pattern so that design and fabrication of line pattern on a photomask is much simpler. As a result, the production cost can be significantly reduced.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (13)
1. A method of fabricating a contact hole, comprising:
providing a substrate;
forming a mask layer over the substrate;
forming at least a first trench in the mask layer, wherein the depth of the first trench is not greater than the thickness of the mask layer and the first trench extends in a first direction;
forming at least a second trench in the mask layer, wherein the depth of the second trench is not greater than the thickness of the mask layer and the second trench extends in a second direction such that the second direction intersects the first direction, and there is an opening that exposes part of the substrate at the crossover location between the second trench and the first trench; and
removing part of the substrate exposed by the opening.
2. The method of claim 1 , wherein the step of forming at least one first trench in the mask layer comprises:
forming a first patterned photoresist layer over the mask layer;
removing part of the mask layer using the first patterned photoresist layer as a mask to form at least the first trench in the mask layer; and
removing the first patterned photoresist layer.
3. The method of claim 2 , wherein the material constituting the first patterned photoresist layer comprises positive photoresist or negative photoresist.
4. The method of claim 1 , wherein the step of forming at least one second trench in the mask layer comprises:
forming a second patterned photoresist layer over the mask layer; and
removing part of the mask layer by using the second patterned photoresist layer as a mask to form at least a second trench in the mask layer.
5. The method of claim 4 , after forming the second trench in the mask layer but before removing part of the substrate exposed by the opening, further comprising removing the second patterned photoresist layer.
6. The method of claim 4 , wherein the material constituting the second photoresist layer comprises positive photoresist or negative photoresist.
7. The method of claim 1 , wherein the first trench exposes the substrate.
8. The method of claim 1 , wherein the material constituting the mask layer comprises silicon nitride.
9. A method of fabricating a contact hole, comprising:
providing a substrate;
forming a mask layer over the substrate;
forming a first photoresist layer over the mask layer;
performing a first exposure process to the first photoresist layer by using a first photomask, wherein the first photomask has at least a first line opening and the first line opening extends in a first direction;
performing a first developing process to form at least a first trench that exposes the mask layer in the first photoresist layer, wherein the first trench extends in the first direction;
performing a first etching operation by using the first photoresist layer as a mask to form at least a second trench in the mask layer, wherein the depth of the second trench is not greater than the thickness of the mask layer;
removing the first photoresist layer;
forming a second photoresist layer over the substrate;
performing a second exposure process to the second photoresist layer by using a second photomask, wherein the second photomask has at least a second line opening and the second line opening extends in a second direction;
performing a second developing process to form at least a third trench that exposes the mask layer in the second photoresist layer, wherein the second direction intersects the first direction;
performing a second etching operation by using the second photoresist layer as a mask to form at least a fourth trench in the mask layer, wherein the depth of the fourth trench is not greater than the thickness of the mask layer and the crossover area between the second trench and the fourth trench expose part of the substrate; and
removing part of the exposed substrate.
10. The method of claim 9 , after forming the fourth trench but before removing part of the exposed substrate, further comprising removing the second photoresist layer.
11. The method of claim 9 , wherein the material constituting the first photoresist layer comprises positive photoresist or negative photoresist.
12. The method of claim 9 , wherein the material constituting the second photoresist layer comprises positive photoresist or negative photoresist.
13. The method of claim 9 , wherein the material constituting the mask layer comprises silicon nitride.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94135336 | 2005-10-11 | ||
TW094135336A TWI274377B (en) | 2005-10-11 | 2005-10-11 | Method of manufacturing contact hole |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070082472A1 true US20070082472A1 (en) | 2007-04-12 |
Family
ID=37911485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/306,249 Abandoned US20070082472A1 (en) | 2005-10-11 | 2005-12-21 | Method of manufacturing contact hole |
Country Status (3)
Country | Link |
---|---|
US (1) | US20070082472A1 (en) |
JP (1) | JP2007110069A (en) |
TW (1) | TWI274377B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090179004A1 (en) * | 2008-01-10 | 2009-07-16 | Seiji Kajiwara | Pattern formation method |
US20100078823A1 (en) * | 2008-09-30 | 2010-04-01 | Sven Beyer | Contacts and vias of a semiconductor device formed by a hard mask and double exposure |
US20140370684A1 (en) * | 2013-06-14 | 2014-12-18 | Micron Technology, Inc. | Methods for forming sub-resolution features in semiconductor devices |
US20150001617A1 (en) * | 2010-12-20 | 2015-01-01 | Samsung Electronics Co., Ltd. | Semiconductor devices including vertical channel transistors and methods of fabricating the same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101116730B1 (en) | 2010-10-11 | 2012-03-13 | 주식회사 하이닉스반도체 | Method for forming pillar pattern |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6184151B1 (en) * | 1997-08-21 | 2001-02-06 | International Business Machines Corporation | Method for forming cornered images on a substrate and photomask formed thereby |
US7049197B2 (en) * | 2003-10-31 | 2006-05-23 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
-
2005
- 2005-10-11 TW TW094135336A patent/TWI274377B/en not_active IP Right Cessation
- 2005-12-21 US US11/306,249 patent/US20070082472A1/en not_active Abandoned
-
2006
- 2006-03-08 JP JP2006062553A patent/JP2007110069A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6184151B1 (en) * | 1997-08-21 | 2001-02-06 | International Business Machines Corporation | Method for forming cornered images on a substrate and photomask formed thereby |
US7049197B2 (en) * | 2003-10-31 | 2006-05-23 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090179004A1 (en) * | 2008-01-10 | 2009-07-16 | Seiji Kajiwara | Pattern formation method |
US20100078823A1 (en) * | 2008-09-30 | 2010-04-01 | Sven Beyer | Contacts and vias of a semiconductor device formed by a hard mask and double exposure |
WO2010037521A1 (en) * | 2008-09-30 | 2010-04-08 | Advanced Micro Devices, Inc. | Contacts and vias of a semiconductor device formed by a hardmask and double exposure |
CN102187453A (en) * | 2008-09-30 | 2011-09-14 | 先进微装置公司 | Contacts and vias of a semiconductor device formed by a hardmask and double exposure |
US8318598B2 (en) | 2008-09-30 | 2012-11-27 | Advanced Micro Devices, Inc. | Contacts and vias of a semiconductor device formed by a hard mask and double exposure |
KR101539415B1 (en) * | 2008-09-30 | 2015-07-24 | 어드밴스드 마이크로 디바이시즈, 인코포레이티드 | Contacts and vias of a semiconductor device formed by a hardmask and double exposure |
US20150001617A1 (en) * | 2010-12-20 | 2015-01-01 | Samsung Electronics Co., Ltd. | Semiconductor devices including vertical channel transistors and methods of fabricating the same |
US20140370684A1 (en) * | 2013-06-14 | 2014-12-18 | Micron Technology, Inc. | Methods for forming sub-resolution features in semiconductor devices |
US9583381B2 (en) * | 2013-06-14 | 2017-02-28 | Micron Technology, Inc. | Methods for forming semiconductor devices and semiconductor device structures |
Also Published As
Publication number | Publication date |
---|---|
TW200715368A (en) | 2007-04-16 |
JP2007110069A (en) | 2007-04-26 |
TWI274377B (en) | 2007-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100993405B1 (en) | Semiconductor device manufacturing method | |
US8966410B2 (en) | Semiconductor structure and method for fabricating semiconductor layout | |
CN109767978B (en) | Method for preparing patterned target layer | |
US20210175081A1 (en) | Methods for Integrated Circuit Design and Fabrication | |
US20070082472A1 (en) | Method of manufacturing contact hole | |
US7432605B2 (en) | Overlay mark, method for forming the same and application thereof | |
US6656667B2 (en) | Multiple resist layer photolithographic process | |
US8685630B2 (en) | Methods of forming a pattern in a material and methods of forming openings in a material to be patterned | |
KR20140090946A (en) | Method of forming vias and trenches for self-aligned contacts in a semiconductor structure | |
KR100367495B1 (en) | Method for manufacturing contact hole in semiconductor device | |
US7906432B2 (en) | Method for manufacturing semiconductor device | |
US6861176B2 (en) | Hole forming by cross-shape image exposure | |
US6775920B2 (en) | Method of fabricating semiconductor device comprising superposition inspection step | |
US10290543B1 (en) | Method for manufacturing semiconductor device | |
US6787431B2 (en) | Method and semiconductor wafer configuration for producing an alignment mark for semiconductor wafers | |
US20210151321A1 (en) | Forming contact holes using litho-etch-litho-etch approach | |
JP2007103723A (en) | Semiconductor device, and method of manufacturing same | |
KR100709453B1 (en) | Forming method for bit line of semiconductor device | |
KR100608350B1 (en) | Overlay vernier for improving accuracy of overlay reading and Method for manufacturing the same | |
KR100515372B1 (en) | Method for forming fine pattern of semiconductor device | |
KR100307488B1 (en) | Method for forming contact hole of semiconductor | |
KR100868634B1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
KR100597765B1 (en) | Method for fabricating semiconductor device | |
KR20080100682A (en) | Exposure mask for overlay mark and method for manufacturing overlay mark using the same | |
JPS59181614A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: POWERCHIP SEMICONDUCTOR CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, KAO-TUN;HSIAO, LI-TUNG;REEL/FRAME:016923/0259 Effective date: 20051031 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |