US20070072319A1 - Integrated circuit capacitor structure - Google Patents
Integrated circuit capacitor structure Download PDFInfo
- Publication number
- US20070072319A1 US20070072319A1 US11/559,317 US55931706A US2007072319A1 US 20070072319 A1 US20070072319 A1 US 20070072319A1 US 55931706 A US55931706 A US 55931706A US 2007072319 A1 US2007072319 A1 US 2007072319A1
- Authority
- US
- United States
- Prior art keywords
- forming
- layer
- wire
- connection
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 103
- 239000010410 layer Substances 0.000 claims description 362
- 238000000034 method Methods 0.000 claims description 58
- 239000011229 interlayer Substances 0.000 claims description 51
- 239000002184 metal Substances 0.000 claims description 22
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 230000004888 barrier function Effects 0.000 claims description 15
- 239000010949 copper Substances 0.000 claims description 10
- 238000000059 patterning Methods 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 6
- 229910052802 copper Inorganic materials 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 5
- 239000000463 material Substances 0.000 claims description 5
- 229910052723 transition metal Inorganic materials 0.000 claims description 4
- 150000003624 transition metals Chemical class 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 2
- 239000000956 alloy Substances 0.000 claims description 2
- 238000009713 electroplating Methods 0.000 claims description 2
- 238000005498 polishing Methods 0.000 claims description 2
- 150000003623 transition metal compounds Chemical class 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 claims 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims 1
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 239000010936 titanium Substances 0.000 claims 1
- 229910052719 titanium Inorganic materials 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 39
- 238000004519 manufacturing process Methods 0.000 description 10
- 229910020776 SixNy Inorganic materials 0.000 description 8
- 229910020781 SixOy Inorganic materials 0.000 description 6
- 230000009977 dual effect Effects 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 5
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 239000012861 aquazol Substances 0.000 description 3
- 229920006187 aquazol Polymers 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910004200 TaSiN Inorganic materials 0.000 description 2
- 229910008482 TiSiN Inorganic materials 0.000 description 2
- 229910008807 WSiN Inorganic materials 0.000 description 2
- QRXWMOHMRWLFEY-UHFFFAOYSA-N isoniazide Chemical compound NNC(=O)C1=CC=NC=C1 QRXWMOHMRWLFEY-UHFFFAOYSA-N 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 1
- 229910016909 AlxOy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
Definitions
- the present invention relates to an integrated circuit capacitor and, more specifically, to a metal-insulator-metal (MIM) capacitor structure.
- MIM metal-insulator-metal
- Such a structure is particularly advantageous to use in logic, analog, or circuits that include both Dynamic Random Access Memory (DRAM) and Merged DRAM and Logic (MDL) devices.
- DRAM Dynamic Random Access Memory
- MDL Merged DRAM and Logic
- MOS metal-oxide-silicon
- PIP polysilicon-insulator-polysilicon
- MIM metal-insulator-metal
- MIM capacitors have been proposed to address the varying capacitance problem, since capacitance of MIM capacitors does not depend on a bias voltage or temperature.
- MIM capacitors have a lower voltage coefficient of capacitance (VCC) and a lower temperature coefficient of capacitance (TCC) than other capacitor types.
- VCC voltage coefficient of capacitance
- TCC temperature coefficient of capacitance
- MIM capacitors have been particularly useful for fabricating analog products. More recently, MIM capacitors have been used to make mixed mode signal products and system-on-a-chip (SOC) products.
- SOC system-on-a-chip
- MIM capacitors have been widely employed in analog capacitors and filters for analog or mixed mode signal applications in wired or wireless communications, as decoupling capacitors for main processing unit boards, as high frequency radio-frequency (RF) capacitors, and in embedded DRAMs.
- RF radio-frequency
- FIGS. 1 and 2 are cross-sectional diagrams of two conventional MIM capacitors as taught by R. Liu et al., Proc. IITC, 111 (2000) and M. Armacost et al., Proc. IEDM, 157 (2000), respectively.
- Reference numerals 10 and 12 indicate MIM capacitors
- reference numerals 20 , 30 , 40 , and 50 indicate a lower electrode, a dielectric layer, an upper electrode, and a capping layer, respectively.
- reference numerals C/P_ 20 , C/P_ 40 , C/H, D/D_ 20 , D/D_ 40 , and D/R indicate a lower electrode contact plug, an upper electrode contact plug, contact holes, a dual damascene wiring layer contacting a lower electrode, a dual damascene wiring layer contacting an upper electrode, and damascene regions, respectively.
- Other parts of the MIM capacitors 10 and 12 correspond to interlayer or other dielectric layers.
- the lower electrode 20 is electrically connected to a wiring layer (not shown) by the lower electrode contact plug C/P_ 20 and the upper electrode 40 is electrically connected to another wiring layer (not shown) by the upper electrode contact plug C/P_ 40 .
- the lower electrode contact plug C/P_ 20 and the upper electrode contact plug C/P_ 40 are formed in their respective contact holes C/H having a high aspect ratio but different depths. Specifically, the C/H for the C/P_ 20 runs deeper than the C/H for the C/P_ 40 , because the C/P 20 contacts the lower electrode 20 .
- the upper electrode 40 When forming the contact hole C/H, it is difficult to precisely control an etching process so as to stop the etching of C/H at the top surface of the upper electrode 40 and at the top surface of the lower electrode 20 simultaneously. Therefore, the upper electrode 40 must be formed to have a predetermined thickness so that it can endure an excessive etching process. However, as the thickness of the upper electrode 40 increases, the dielectric layer 30 under the upper electrode 40 is more likely to be exposed to an excessive etching process for patterning the upper electrode 40 , and thus the lower electrode 20 may be exposed due to the dielectric layer 30 , which is etched away. Therefore, the dielectric layer 30 must also be formed to have a predetermined thickness so that it can endure an excessive etching process, and this results in a decrease in the capacitance of the entire capacitor 10 .
- the dual damascene wiring layer D/D_ 20 and the dual damascene wiring layer D/D_ 40 are electrically connected to the lower electrode 20 and the upper electrode 40 , respectively. They are formed in their respective damascene regions D/R having a high aspect ratio but different depths.
- the thickness of the upper electrode 40 and the thickness of the dielectric layer 30 must be increased, which accompanies the decrease in the capacitance of the entire capacitor 12 .
- Embodiments of the invention address this and other limitations in the prior art.
- FIGS. 1 and 2 are cross-sectional diagrams of conventional MIM capacitors.
- FIG. 3 is an equivalent schematic circuit diagram of an MIM capacitor according to an embodiment of the present invention.
- FIG. 4 is an example layout diagram for forming the MIM capacitor according to the schematic diagram of FIG. 3 .
- FIGS. 5-7 are cross-sectional diagrams of MIM capacitors formed according to the layout illustrated in FIG. 4 .
- FIG. 8 is an example layout diagram for forming the MIM capacitor according to the schematic diagram of FIG. 3 .
- FIGS. 9-11 are cross-sectional diagrams of MIM capacitors formed according to the layout illustrated in FIG. 8 .
- FIGS. 12-13 are additional example layout diagrams for forming the MIM capacitor according to the schematic diagram of FIG. 3 .
- FIG. 14 is an equivalent schematic circuit diagram of an MIM capacitor according to another embodiment of the invention.
- FIG. 15 is an example layout diagram for forming the MIM capacitor according to the schematic diagram of FIG. 14 .
- FIG. 16 is another example layout diagram for forming the MIM capacitor according to the schematic diagram of FIG. 14 .
- FIGS. 17-18 are cross-sectional diagrams of MIM capacitors formed according to the layout shown in FIG. 15 .
- FIG. 19 is a cross-sectional diagram of a MIM capacitor formed according to the layout shown in FIG. 16 .
- FIG. 20 is an equivalent schematic circuit diagram of an MIM capacitor according to yet another embodiment of the invention.
- FIG. 21 is an example layout diagram for forming a MIM capacitor according to the schematic diagram of FIG. 20 .
- FIG. 22 is another example layout diagram for forming a MIM capacitor according to the schematic diagram of FIG. 20 .
- FIGS. 23-24 are cross-sectional diagrams of MIM capacitors formed according to the layout shown in FIG. 21 .
- FIG. 5 is a cross-sectional diagram of a MIM capacitor formed according to the layout shown in FIG. 22 .
- FIGS. 26-29 are cross-sectional diagrams illustrating a method for manufacturing a MIM capacitor shown in FIG. 5 .
- FIGS. 30-31 are cross-sectional diagrams illustrating a method for manufacturing a MIM capacitor shown in FIG. 6 .
- FIG. 32 is a cross-sectional diagram illustrating a method for manufacturing a MIM capacitor shown in FIG. 25 .
- Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art.
- a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes.
- a first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode.
- a wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.
- FIG. 3 is an equivalent circuit diagram of an MIM capacitor 100 according to an embodiment of the present invention.
- the MIM capacitor 100 includes a lower electrode in an M n , level and an upper electrode in an M n+1 level.
- a first voltage V 1 is applied to the upper electrode in the M n+1 level via a wire layer in an M n ⁇ 1 level, which is lower than the M n level.
- a second voltage V 2 is applied to the lower electrode in the M n level via a wire layer in the M n ⁇ 1 level.
- M n ⁇ 1 to M n+1 represent the levels of n ⁇ 1th to n+1th wire layers, n being an integer.
- the levels of wire layers may vary, and the positions of upper and lower electrodes and wire layers may also vary.
- the MIM capacitor 100 shown in FIG. 3 may be embodied using a layout such as that shown in FIG. 4 .
- Reference numerals 112 , 114 , 120 , 140 , and C/H 1 represent a pattern for a first wire layer, a pattern for a second wire layer, a pattern for a lower electrode, a pattern for an upper electrode, and a pattern for a contact hole which exposes the first wire layer, respectively.
- a first voltage V 1 is applied to the first wire layer 112
- a second voltage V 2 is applied to the second wire layer 114 .
- an MIM capacitor has a structure in which an upper electrode 140 is arranged to overlap a lower electrode 120 , and a dielectric layer 130 is intermediate the upper and the lower electrodes 140 and 120 .
- the upper electrode 140 is formed of a conductive layer in the M n+1 level, and the first wire layer 112 is formed of a conductive layer in the M n ⁇ 1 level.
- the upper electrode 140 contacts the first wire layer 112 , to which the first voltage V 1 is applied, through the contact hole C/H 1 which is formed in the dielectric layer 130 .
- the lower electrode 120 is formed of a conductive layer in the M n level and directly contacts the second wire layer 114 , without using a contact hole.
- the second voltage V 2 is applied to the second wire 114 .
- the second wire layer 114 is formed of a conductive layer in the same level as the first wire layer 112 .
- the contact hole C/H 1 is formed to expose the surface of the first wire layer 112 before the upper electrode 140 is formed. Therefore, the contact hole C/H 1 is completely different from the contact hole C/H in the conventional MIM capacitor 10 shown in FIG. 1 because the contact hole C/H is formed to expose the top surface of the upper electrode 40 .
- the upper electrode and a dielectric layer do not need to be formed as thick as they formerly were in the conventional techniques. In other words, it is possible to minimize the thickness of the dielectric layer and to still form an MIM capacitor that has a high capacitance.
- the thickness of the dielectric layer 130 in which the contact hole C/H 1 is formed, is very small, the aspect ratio of the contact hole C/H 1 is also very small. Accordingly, the problems accompanied by the contact holes C/H of FIG. 1 , which have a high aspect ratio, are much less likely to occur in the present embodiment.
- the first and the second wire layers 112 and 114 are formed in a damascene wiring layer embedded in an interlayer dielectric layer 105 so as to have a planarized top surface to minimize a step difference.
- the damascene wiring layer is formed by depositing a conductive layer in trenches T 1 and T 2 formed in the interlayer dielectric layer 105 and by performing chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- the damascene wiring layer may include a barrier metal layer 110 formed at the inner sidewalls and the bottom surface of each of the trenches T 1 and T 2 and a conductive layer 111 filling the trenches T 1 and T 2 .
- the upper electrode 140 is covered with an upper interlayer dielectric layer so that it can be insulated from an upper structure (not shown).
- the upper interlayer dielectric layer is preferably a capping layer 150 for protecting the upper electrode 140 and an interlayer dielectric layer 155 .
- Connections between the first and second wire layers 112 and 114 and other wire layers and processes of manufacturing wire layers in a level higher than the M n+1 level may vary depending on the application.
- the sizes of the upper and lower electrodes 140 and 120 may also vary depending on the application, preferably, to maximize the effective area of a capacitor electrode, i.e., the surface area of the upper and lower electrodes 140 and 120 facing each other.
- the first and second wire layers 112 and 114 are formed by performing CMP on an interlayer dielectric layer 105 .
- a conductive layer is formed on a lower interlayer dielectric layer 102 and is patterned using a conventional photolithography process, thus forming patterns for the first and second wire layers 112 and 114 .
- the interlayer dielectric layer 105 is deposited on the lower interlayer dielectric layer 102 , and a CMP process is performed on the interlayer dielectric layer 105 so that it can be level with the top surfaces of the patterns for the first and second wire layers 112 and 114 .
- Other elements of the MIM capacitor shown in FIG. 6 and their structures are the same as the corresponding elements of the MIM capacitor shown in FIG. 5 and their structures.
- the first and the second wire layers 112 and 114 are very thin and thus do not need to be planarized by performing CMP.
- the first and the second wire layers 112 and 114 are wiring patterns formed on a lower interlayer dielectric layer 102 by patterning.
- a lower electrode 120 is patterned so as to be isolated from the first wire layer 112 but to directly contact the second wire layer 114 .
- the isolation of the first wire layer 112 from the lower electrode 120 is accomplished by forming a dielectric layer 130 as illustrated.
- Other elements of the MIM capacitor shown in FIG. 7 and their structures are the same as the corresponding elements of the MIM capacitor shown in FIG. 5 and their structures, and will therefore not be discussed further.
- FIG. 8 is another example layout for forming the MIM capacitor according to the schematic diagram of FIG. 3 .
- This layout is different from the layout illustrated in FIG. 4 in that a pattern for a contact hole C/H 2 , through which the top surface of a second wire layer 114 will be exposed, is further included.
- FIGS. 9 through 11 are cross-sectional diagrams of MIM capacitors according to the layout shown in FIG. 8 , taken along line B-B′ of FIG. 8 .
- an upper interlayer dielectric layer 115 is formed on a lower interlayer dielectric layer 105 , in which first and second wire layers 112 and 114 are embedded, and a lower electrode 120 is formed on the interlayer dielectric layer 115 .
- the lower electrode 120 is the same as the corresponding element of FIG. 5 except that it is formed to directly contact the second wire layer 114 through the contact hole C/H 2 , which is formed in the upper interlayer dielectric layer 115 .
- an upper electrode 140 is formed to directly contact the first wire layer 112 through a contact hole C/H 1 formed in a dielectric layer 130 and the upper interlayer dielectric layer 115 .
- the contact hole C/H 1 has a low aspect ratio since the contact hole C/H 1 is formed in the dielectric layer 130 and the upper interlayer dielectric layer 115 .
- CMP is performed on an interlayer dielectric layer 105 to make the top surfaces of first and second wire layers 112 and 114 be level with each other.
- the first and second wire layers 112 and 114 are embedded in the interlayer dielectric layer 105 .
- An MIM capacitor shown in FIG. 11 is similar to the one shown in FIG. 9 except that an interlayer dielectric layer 115 is formed after patterning the first and second wire layers 112 and 114 , without performing CMP.
- FIGS. 12 and 13 are further example layouts for forming the MIM capacitor according to the schematic diagram of FIG. 3 . These layout diagrams are different from the layouts of FIGS. 4 and 8 in that patterns for contact holes C/H 1 ′ and C/H 2 ′ include a multitude of separate patterns.
- FIG. 14 is an equivalent circuit diagram of an MIM capacitor 200 according to another embodiment of the invention.
- the MIM capacitor 200 includes a lower electrode formed in the M n level and an upper electrode formed in the M n+1 level.
- a first voltage V 1 is applied to the upper electrode via a wire layer formed in the M n ⁇ 1 level, which is lower than the level of the lower electrode.
- a second voltage V 2 is applied to the lower electrode via a wire layer formed in a M x level (here, x>n+1).
- the MIM capacitor 200 may be embodied using layouts such as example layout diagrams shown in FIG. 15 and 16 .
- Reference numerals 212 , 220 , and 240 represent a first wire layer pattern, a lower electrode pattern, and an upper electrode pattern, respectively.
- the first reference voltage VI is applied to the wire layer pattern 212 .
- Reference numerals C/H 1 and C/H 3 represent a contact hole pattern for exposing the first wire layer 212 and a contact hole pattern for exposing the lower electrode 220 , respectively.
- the layout pattern of FIG. 16 maximizes the effective area of an MIM capacitor.
- the lower electrode pattern 220 has a protrusion along one edge and the contact hole pattern C/H 3 is arranged in the protrusion.
- the contact hole patterns C/H 2 and C/H 3 may be substituted by a multitude of separated patterns, as was illustrated in FIGS. 12 and 13 .
- the cross-sections of MIM capacitors formed using the layouts shown in FIG. 15 or 16 have different structures, as shown in FIGS. 17 through 19 .
- an MIM capacitor has a structure where an upper electrode 240 is arranged to overlap a lower electrode 220 , and a dielectric layer 230 is positioned between the upper and the lower electrodes 240 and 220 .
- the upper electrode 240 contacts a first wire layer 212 , to which the first voltage V 1 is applied, via a contact hole C/H 1 through which the top surface of the first wire layer 212 is exposed.
- the upper electrode 240 is formed of a conductive layer in the M n+1 level
- the first wire layer 212 is formed of a conductive layer in the M n ⁇ 1 level
- the lower electrode 220 is formed of a conductive layer in the M n level.
- the lower electrode 220 contacts a second wire layer (not shown) in the M x level (here, x>n+1), to which the second voltage V 2 is applied, via a contact plug C/P_ 220 which fills a contact hole C/H 3 .
- the contact hole C/H 3 is formed in upper interlayer dielectric layers 255 and 250 and a dielectric layer 230 so as to expose the top surface of the lower electrode 220 . According to this embodiment of the present invention, even though the lower electrode 220 is connected to the second wire layer via the contact plug C/P_ 220 , it is possible to form an MIM capacitor having a minimized thickness dielectric layer.
- FIG. 18 shows the structure of an MIM capacitor, in which a first wire layer 212 is embedded in an interlayer dielectric layer 205 planarized by performing CMP.
- FIG. 19 shows the structure of another MIM capacitor in which a first wire layer 212 is isolated from a lower electrode 220 by forming another interlayer dielectric layer 215 , after forming the first wire layer 212 on a lower interlayer dielectric layer 202 . In the MIM capacitor illustrated in FIG. 19 , no CMP process is performed.
- FIG. 20 is an equivalent circuit diagram of an MIM capacitor 300 according to yet another embodiment of the present invention.
- the MIM capacitor 300 includes a lower electrode formed in the M n level and an upper electrode formed in the M n+1 level.
- the first voltage V 1 is applied to the upper electrode via a wire layer formed in the same level (M n ) as the lower electrode.
- the second voltage V 2 is applied to the lower electrode of the Mn level via a wire layer formed in a M x level (here, x>n+1).
- the MIM capacitor 300 may be embodied using the layouts such as the example layouts shown in FIG. 21 or 22 .
- reference numerals 320 , 322 , and 340 represent a lower electrode pattern, a first wire layer pattern, to which the first voltage V 1 is applied, and an upper electrode pattern, respectively.
- Reference numerals C/H 1 and C/H 3 respectively represent a contact hole pattern through which a first wire layer 322 is exposed and a contact hole through which a lower electrode is exposed.
- FIG. 22 is an example layout diagram for forming an MIM capacitor so as to maximize the effective area of the MIM capacitor even more.
- the layout shown in FIG. 22 is the same as the one shown in FIG.
- the contact hole patterns C/H 2 and C/H 3 may be formed using several separated patterns.
- FIGS. 23 through 25 are cross-sectional diagrams of such MIM capacitors, taken along lines D-D′ of FIGS. 21 and 22 .
- an upper electrode 340 is arranged to overlap a lower electrode 320 , and a dielectric layer 330 is positioned between the upper and lower electrodes 340 and 320 .
- the upper electrode 340 contacts a first wire layer 322 , to which the first voltage V 1 is applied, through a contact hole C/H 1 which is formed in the dielectric layer 330 to expose the first wire layer 322 .
- the upper electrode 340 is formed of a conductive layer in the M n+1 level
- the first wire layer 322 is formed of a conductive layer in the M n level
- the lower electrode 320 is formed of a conductive layer of the M n level.
- a contact plug C/P_ 320 is formed to fill the contact hole C/H 3 which is formed in interlayer dielectric layers 355 and 350 and through the dielectric layer 330 to expose the top surface of the lower electrode 320 .
- the lower electrode 320 is connected to a second wire layer (not shown) in the M x level (here, x>n+1).
- the second voltage V 2 is applied to the lower electrode 320 by means of the contact plug C/P_ 320 which is formed within the contact hole C/H 3 .
- the top surfaces of the lower electrode 320 and the first wire layer 322 are level with each other.
- the lower electrode 320 and the first wire layer 322 are damascene wire layers which are formed by depositing a conductive layer in trenches T b and T 2 , which are formed in a dielectric layer 305 , and planarizing the conductive layer using CMP.
- the damascene wire layers include a barrier metal layer 310 formed at the inner walls and bottom of each of the trenches T b and T 2 and a planarized conductive layer 311 formed filling the trenches T b and T 2 . Connections between the first wire layer 322 and other wire layers and processes for manufacturing wire layers in a level higher than the M n+1 level may vary depending on the application.
- An MIM capacitor shown in FIG. 24 is the same as the MIM capacitor shown in FIG. 23 except that a lower electrode 320 and a first wire layer 322 are located on a lower interlayer dielectric layer 302 and are embedded in an interlayer dielectric layer 305 , which has been planarized by performing CMP.
- a lower electrode 320 and a first wire layer 322 are thinly formed on a lower interlayer dielectric layer 302 .
- the lower electrode 320 and the first wire layer 322 can be electrically disconnected using only a dielectric layer 330 .
- trenches T 1 and T 2 are formed in an interlayer dielectric layer 105 on a substrate (not shown).
- a barrier layer 110 is formed at the inner walls and the bottom of the first and second trenches T 1 and T 2 that are formed in the dielectric layer 105 .
- the barrier layer 110 may be formed of a transition metal layer, a transition metal alloy layer, or a transition metal compound layer, or any combination thereof.
- the barrier layer 110 may be formed of a Ta layer, a TaN layer, a TaSiN layer, a TiN layer, a TiSiN layer, a WN layer, or a WSiN layer.
- the barrier layer 110 is introduced to prevent metal atoms of the metal layer filling the first and second trenches T 1 and T 2 from diffusing into the interlayer dielectric layer 105 .
- a conductive layer 111 for example, a metal layer, is formed on the barrier layer 110 to completely fill the first and second trenches T 1 and T 2 .
- the conductive layer 111 may be formed of any low-resistance material that is appropriate for a damascene processes.
- the conductive layer 111 may be formed of a copper (Cu) layer.
- a copper seed layer is formed on the barrier layer 110 which is formed at the inner walls and the bottom of the trenches T 1 and T 2 .
- the conductive layer 111 comprised of a copper layer is formed on the copper seed layer to completely fill the trenches T 1 and T 2 using electroplating.
- the conductive layer 111 and the barrier layer 110 are planarized using CMP until the top surface of the interlayer dielectric layer 105 is exposed.
- wire layers at a M n ⁇ 1 level i.e., first and second wire layers 112 and 114 , are formed without having a step difference.
- a conductive level at a M n level is deposited on the entire surface of the substrate and is patterned using conventional photolithography so that a lower electrode 120 is formed to directly contact the second wire layer 114 .
- the lower electrode 120 may be formed of a metal layer, a metal compound layer, or a combination thereof, for instance.
- the lower electrode 120 may be formed of an Al layer, a Ta layer, a TaN layer, a TaSiN layer, a TiN layer, a TiSiN layer, a WN layer, a WSiN layer, or any combination thereof.
- the lower electrode 120 may be formed of a double layer of a Ta layer and a Cu layer, a double layer of a TaN layer and a Cu layer, a triple layer of a Ta layer, a TaN layer, and a Cu layer, or a triple layer of a TiN layer, a AlCu layer, and a TiN layer and so on.
- a dielectric layer 130 is formed on the entire surface of the substrate on which the lower electrode 120 is formed, and is patterned to form a contact hole C/H 1 through which the first wire layer 112 is exposed.
- the dielectric layer 130 may be formed of any material as long as the dielectric constant of the material is high enough to enhance the capacitance of the eventual MIM capacitor.
- the dielectric layer 130 may be formed of a SiO 2 layer, a Si x N y layer, a Si x C y layer, a Si x O y N z layer, a Si x O y C z layer, an Al x O y layer, a Hf x O y layer, or a Ta x O y layer.
- the dielectric layer 130 is preferably formed of a Si x N y layer, a Si x C y layer, a double layer of a Si x N y layer and an oxide layer, or a double layer of a Si x C y layer and an oxide layer.
- the dielectric layer 130 may be formed of a double layer of a Si x N y layer and a Si x O y C z layer, a double layer of a Si x N y layer and a TEOS layer, a double layer of Si x N y layer and a PEOX layer, a double layer of Si x C y layer and a Si x O y C z layer, a double layer of a Si x C y layer and a TEOS layer, or a double layer of a Si x C y layer and a PEOX layer.
- the dielectric layer 130 of a double layer of a Si x N y layer and an oxide layer or a double layer of a Si x C y layer and an oxide layer.
- a conductive layer of a M n+1 level is deposited on the entire surface of the substrate and is patterned using conventional photolithography, thus forming an upper electrode 140 to contact the first wire layer 112 via the contact hole C/H 1 .
- the upper electrode 140 may be formed of the same conductive layer as the lower electrode 120 .
- a capping layer 150 and an interlayer dielectric layer 155 are sequentially formed to protect the upper electrode 140 .
- the capping layer 150 and the interlayer dielectric layer 155 may be formed of a TEOS layer, a PEOX layer, a Si x O y C z layer, a Si x O y F z layer, or a Si x N y layer. Connections between the first and second wire layers 112 and 114 and other wire layers and processes of manufacturing wire layers in a level higher than the M n+1 level may vary depending on the application.
- FIGS. 30 and 31 are cross-sectional views illustrating portions of a method of manufacturing the MIM capacitor shown in FIG. 6 using the layout shown in FIG. 4 .
- a conductive layer in a M n ⁇ 1 level is formed on a lower interlayer dielectric layer 102 and is patterned using conventional photolithography, thus forming first and second wire layers 112 and 114 .
- An interlayer dielectric layer 105 is formed having a predetermined thickness so that the first and second wire layers 112 and 114 can be isolated from each other.
- a CMP process is performed on the interlayer dielectric layer 105 so that it can be level with the top surfaces of the first and second wire layers 112 and 114 .
- the first and second wire layers 112 and 114 are electrically isolated and planarized.
- Subsequent processes are the same or similar as the corresponding processes described above with reference to FIGS. 27 through 29 .
- a conductive layer in a M n level is formed on a lower interlayer dielectric layer 302 and is patterned using conventional photolithography, thus forming a lower electrode 320 and a first wire layer 322 .
- a dielectric layer 330 is deposited and is patterned, thus forming a contact hole C/H 1 through which the first wire layer 322 is exposed.
- Subsequent processes may be performed using methods which are well known to the one in the art, thus forming an MIM capacitor having the cross-section shown in FIG. 25 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.
Description
- This application is a Divisional of U.S. patent application Ser. No. 10/678,531, filed on Oct. 3, 2003, now pending, which claims priority from Korean Patent Application No. 2002-63477, filed Oct. 17, 2002, the disclosures of which are incorporated herein in their entirety by reference.
- The present invention relates to an integrated circuit capacitor and, more specifically, to a metal-insulator-metal (MIM) capacitor structure. Such a structure is particularly advantageous to use in logic, analog, or circuits that include both Dynamic Random Access Memory (DRAM) and Merged DRAM and Logic (MDL) devices.
- Several types of integrated circuit capacitors exist, which are classified according to their junction structures, such as metal-oxide-silicon (MOS) capacitors, pn junction capacitors, polysilicon-insulator-polysilicon (PIP) capacitors, and metal-insulator-metal (MIM) capacitors. In all of the above-listed capacitors except for MIM capacitors, at least one electrode is formed of monocrystalline silicon or polycrystalline silicon. However, physical characteristics of monocrystalline and polycrystalline silicon limit minimizing the amount of resistance of a capacitor electrode. In addition, when a bias voltage is applied to a monocrystalline or polycrystalline silicon electrode, depletion may occur, which can cause the applied voltage to become unstable. When this occurs, the capacitance of the silicon electrode cannot be maintained at a certain level.
- Using MIM capacitors has been proposed to address the varying capacitance problem, since capacitance of MIM capacitors does not depend on a bias voltage or temperature. MIM capacitors have a lower voltage coefficient of capacitance (VCC) and a lower temperature coefficient of capacitance (TCC) than other capacitor types. The VCC indicates variation of capacitance according to the changes in voltage and the TCC indicates variation of capacitance according to the changes in temperature. Because of having a low VCC and TCC, MIM capacitors have been particularly useful for fabricating analog products. More recently, MIM capacitors have been used to make mixed mode signal products and system-on-a-chip (SOC) products. For example, MIM capacitors have been widely employed in analog capacitors and filters for analog or mixed mode signal applications in wired or wireless communications, as decoupling capacitors for main processing unit boards, as high frequency radio-frequency (RF) capacitors, and in embedded DRAMs.
-
FIGS. 1 and 2 are cross-sectional diagrams of two conventional MIM capacitors as taught by R. Liu et al., Proc. IITC, 111 (2000) and M. Armacost et al., Proc. IEDM, 157 (2000), respectively.Reference numerals reference numerals MIM capacitors - In the
MIM capacitor 10 shown inFIG. 1 , thelower electrode 20 is electrically connected to a wiring layer (not shown) by the lower electrode contact plug C/P_20 and theupper electrode 40 is electrically connected to another wiring layer (not shown) by the upper electrode contact plug C/P_40. The lower electrode contact plug C/P_20 and the upper electrode contact plug C/P_40 are formed in their respective contact holes C/H having a high aspect ratio but different depths. Specifically, the C/H for the C/P_20 runs deeper than the C/H for the C/P_40, because the C/P 20 contacts thelower electrode 20. When forming the contact hole C/H, it is difficult to precisely control an etching process so as to stop the etching of C/H at the top surface of theupper electrode 40 and at the top surface of thelower electrode 20 simultaneously. Therefore, theupper electrode 40 must be formed to have a predetermined thickness so that it can endure an excessive etching process. However, as the thickness of theupper electrode 40 increases, thedielectric layer 30 under theupper electrode 40 is more likely to be exposed to an excessive etching process for patterning theupper electrode 40, and thus thelower electrode 20 may be exposed due to thedielectric layer 30, which is etched away. Therefore, thedielectric layer 30 must also be formed to have a predetermined thickness so that it can endure an excessive etching process, and this results in a decrease in the capacitance of theentire capacitor 10. - In the
MIM capacitor 12 shown inFIG. 2 , the dual damascene wiring layer D/D_20 and the dual damascene wiring layer D/D_40 are electrically connected to thelower electrode 20 and theupper electrode 40, respectively. They are formed in their respective damascene regions D/R having a high aspect ratio but different depths. In order to obtain a sufficient margin for an etching process for forming the dual damascene region D/R, in which the dual damascene wiring layer D/D_40 is supposed to be formed, the thickness of theupper electrode 40 and the thickness of thedielectric layer 30 must be increased, which accompanies the decrease in the capacitance of theentire capacitor 12. - In addition, there is a high probability of having a bad electrical contact occur due to byproducts, like polymer, generated during the formation of the contact holes C/H and the damascene regions D/R because they have a high aspect ratio. In other words, the manufacturing process of conventional MIM capacitors results in many disadvantages including limiting the capacitance of a capacitor.
- Embodiments of the invention address this and other limitations in the prior art.
- The invention will be understood more fully from the detailed description given below and from the accompanying drawings of particular embodiments of the invention, which, however, should not be taken to limit the invention to the specific embodiments, but are to facilitate explanation and understanding.
-
FIGS. 1 and 2 are cross-sectional diagrams of conventional MIM capacitors. -
FIG. 3 is an equivalent schematic circuit diagram of an MIM capacitor according to an embodiment of the present invention. -
FIG. 4 is an example layout diagram for forming the MIM capacitor according to the schematic diagram ofFIG. 3 . -
FIGS. 5-7 are cross-sectional diagrams of MIM capacitors formed according to the layout illustrated inFIG. 4 . -
FIG. 8 is an example layout diagram for forming the MIM capacitor according to the schematic diagram ofFIG. 3 . -
FIGS. 9-11 are cross-sectional diagrams of MIM capacitors formed according to the layout illustrated inFIG. 8 . -
FIGS. 12-13 are additional example layout diagrams for forming the MIM capacitor according to the schematic diagram ofFIG. 3 . -
FIG. 14 is an equivalent schematic circuit diagram of an MIM capacitor according to another embodiment of the invention. -
FIG. 15 is an example layout diagram for forming the MIM capacitor according to the schematic diagram ofFIG. 14 . -
FIG. 16 is another example layout diagram for forming the MIM capacitor according to the schematic diagram ofFIG. 14 . -
FIGS. 17-18 are cross-sectional diagrams of MIM capacitors formed according to the layout shown inFIG. 15 . -
FIG. 19 is a cross-sectional diagram of a MIM capacitor formed according to the layout shown inFIG. 16 . -
FIG. 20 is an equivalent schematic circuit diagram of an MIM capacitor according to yet another embodiment of the invention. -
FIG. 21 is an example layout diagram for forming a MIM capacitor according to the schematic diagram ofFIG. 20 . -
FIG. 22 is another example layout diagram for forming a MIM capacitor according to the schematic diagram ofFIG. 20 . -
FIGS. 23-24 are cross-sectional diagrams of MIM capacitors formed according to the layout shown inFIG. 21 . -
FIG. 5 is a cross-sectional diagram of a MIM capacitor formed according to the layout shown inFIG. 22 . -
FIGS. 26-29 are cross-sectional diagrams illustrating a method for manufacturing a MIM capacitor shown inFIG. 5 . -
FIGS. 30-31 are cross-sectional diagrams illustrating a method for manufacturing a MIM capacitor shown inFIG. 6 . -
FIG. 32 is a cross-sectional diagram illustrating a method for manufacturing a MIM capacitor shown inFIG. 25 . - In the following detailed descriptions, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.
- Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.
-
FIG. 3 is an equivalent circuit diagram of anMIM capacitor 100 according to an embodiment of the present invention. TheMIM capacitor 100 includes a lower electrode in an Mn, level and an upper electrode in an Mn+1 level. A first voltage V1 is applied to the upper electrode in the Mn+1 level via a wire layer in an Mn−1 level, which is lower than the Mn level. A second voltage V2 is applied to the lower electrode in the Mn level via a wire layer in the Mn−1 level. In this disclosure, Mn−1 to Mn+1 represent the levels of n−1th to n+1th wire layers, n being an integer. Depending on the application, the levels of wire layers may vary, and the positions of upper and lower electrodes and wire layers may also vary. - The
MIM capacitor 100 shown inFIG. 3 may be embodied using a layout such as that shown inFIG. 4 .Reference numerals first wire layer 112, and a second voltage V2 is applied to thesecond wire layer 114. - MIM capacitors formed using the layout diagram shown in
FIG. 4 may have different cross-sectional shapes as shown inFIGS. 5 through 7 , taken along the line A-A′. Referring toFIG. 5 , an MIM capacitor has a structure in which anupper electrode 140 is arranged to overlap alower electrode 120, and adielectric layer 130 is intermediate the upper and thelower electrodes upper electrode 140 is formed of a conductive layer in the Mn+1 level, and thefirst wire layer 112 is formed of a conductive layer in the Mn−1 level. Theupper electrode 140 contacts thefirst wire layer 112, to which the first voltage V1 is applied, through the contact hole C/H1 which is formed in thedielectric layer 130. Thelower electrode 120 is formed of a conductive layer in the Mn level and directly contacts thesecond wire layer 114, without using a contact hole. The second voltage V2 is applied to thesecond wire 114. - The
second wire layer 114 is formed of a conductive layer in the same level as thefirst wire layer 112. The contact hole C/H1 is formed to expose the surface of thefirst wire layer 112 before theupper electrode 140 is formed. Therefore, the contact hole C/H1 is completely different from the contact hole C/H in theconventional MIM capacitor 10 shown inFIG. 1 because the contact hole C/H is formed to expose the top surface of theupper electrode 40. - According to embodiments of the present invention, the upper electrode and a dielectric layer do not need to be formed as thick as they formerly were in the conventional techniques. In other words, it is possible to minimize the thickness of the dielectric layer and to still form an MIM capacitor that has a high capacitance. In addition, since the thickness of the
dielectric layer 130, in which the contact hole C/H1 is formed, is very small, the aspect ratio of the contact hole C/H1 is also very small. Accordingly, the problems accompanied by the contact holes C/H ofFIG. 1 , which have a high aspect ratio, are much less likely to occur in the present embodiment. - As shown in
FIG. 5 , it is preferable that the first and the second wire layers 112 and 114 are formed in a damascene wiring layer embedded in aninterlayer dielectric layer 105 so as to have a planarized top surface to minimize a step difference. The damascene wiring layer is formed by depositing a conductive layer in trenches T1 and T2 formed in theinterlayer dielectric layer 105 and by performing chemical mechanical polishing (CMP). The damascene wiring layer may include abarrier metal layer 110 formed at the inner sidewalls and the bottom surface of each of the trenches T1 and T2 and aconductive layer 111 filling the trenches T1 and T2. - The
upper electrode 140 is covered with an upper interlayer dielectric layer so that it can be insulated from an upper structure (not shown). The upper interlayer dielectric layer is preferably acapping layer 150 for protecting theupper electrode 140 and aninterlayer dielectric layer 155. - Connections between the first and second wire layers 112 and 114 and other wire layers and processes of manufacturing wire layers in a level higher than the Mn+1 level may vary depending on the application.
- The sizes of the upper and
lower electrodes lower electrodes - In
FIG. 6 , unlike in the structure shown inFIG. 5 where the first and second wire layers 112 and 114 are fonned by performing CMP on conductive layers, the first and second wire layers 112 and 114 are formed by performing CMP on aninterlayer dielectric layer 105. In other words, a conductive layer is formed on a lowerinterlayer dielectric layer 102 and is patterned using a conventional photolithography process, thus forming patterns for the first and second wire layers 112 and 114. Next, theinterlayer dielectric layer 105 is deposited on the lowerinterlayer dielectric layer 102, and a CMP process is performed on theinterlayer dielectric layer 105 so that it can be level with the top surfaces of the patterns for the first and second wire layers 112 and 114. Other elements of the MIM capacitor shown inFIG. 6 and their structures are the same as the corresponding elements of the MIM capacitor shown inFIG. 5 and their structures. - Referring to
FIG. 7 , the first and the second wire layers 112 and 114 are very thin and thus do not need to be planarized by performing CMP. In particular, the first and the second wire layers 112 and 114 are wiring patterns formed on a lowerinterlayer dielectric layer 102 by patterning. Alower electrode 120 is patterned so as to be isolated from thefirst wire layer 112 but to directly contact thesecond wire layer 114. The isolation of thefirst wire layer 112 from thelower electrode 120 is accomplished by forming adielectric layer 130 as illustrated. Other elements of the MIM capacitor shown inFIG. 7 and their structures are the same as the corresponding elements of the MIM capacitor shown inFIG. 5 and their structures, and will therefore not be discussed further. -
FIG. 8 is another example layout for forming the MIM capacitor according to the schematic diagram ofFIG. 3 . This layout is different from the layout illustrated inFIG. 4 in that a pattern for a contact hole C/H2, through which the top surface of asecond wire layer 114 will be exposed, is further included. -
FIGS. 9 through 11 are cross-sectional diagrams of MIM capacitors according to the layout shown inFIG. 8 , taken along line B-B′ ofFIG. 8 . - Referring to
FIG. 9 , an upperinterlayer dielectric layer 115 is formed on a lowerinterlayer dielectric layer 105, in which first and second wire layers 112 and 114 are embedded, and alower electrode 120 is formed on theinterlayer dielectric layer 115. Thelower electrode 120 is the same as the corresponding element ofFIG. 5 except that it is formed to directly contact thesecond wire layer 114 through the contact hole C/H2, which is formed in the upperinterlayer dielectric layer 115. Additionally, anupper electrode 140 is formed to directly contact thefirst wire layer 112 through a contact hole C/H1 formed in adielectric layer 130 and the upperinterlayer dielectric layer 115. The contact hole C/H1 has a low aspect ratio since the contact hole C/H1 is formed in thedielectric layer 130 and the upperinterlayer dielectric layer 115. - Referring to
FIG. 10 , CMP is performed on aninterlayer dielectric layer 105 to make the top surfaces of first and second wire layers 112 and 114 be level with each other. As a result of the CMP, the first and second wire layers 112 and 114 are embedded in theinterlayer dielectric layer 105. - An MIM capacitor shown in
FIG. 11 is similar to the one shown inFIG. 9 except that aninterlayer dielectric layer 115 is formed after patterning the first and second wire layers 112 and 114, without performing CMP. -
FIGS. 12 and 13 are further example layouts for forming the MIM capacitor according to the schematic diagram ofFIG. 3 . These layout diagrams are different from the layouts ofFIGS. 4 and 8 in that patterns for contact holes C/H1′ and C/H2′ include a multitude of separate patterns. -
FIG. 14 is an equivalent circuit diagram of anMIM capacitor 200 according to another embodiment of the invention. TheMIM capacitor 200 includes a lower electrode formed in the Mn level and an upper electrode formed in the Mn+1 level. A first voltage V1 is applied to the upper electrode via a wire layer formed in the Mn−1 level, which is lower than the level of the lower electrode. A second voltage V2 is applied to the lower electrode via a wire layer formed in a Mx level (here, x>n+1). - The
MIM capacitor 200 according to this embodiment of the invention may be embodied using layouts such as example layout diagrams shown inFIG. 15 and 16.Reference numerals wire layer pattern 212. Reference numerals C/H1 and C/H3 represent a contact hole pattern for exposing thefirst wire layer 212 and a contact hole pattern for exposing thelower electrode 220, respectively. The layout pattern ofFIG. 16 maximizes the effective area of an MIM capacitor. InFIG. 16 , thelower electrode pattern 220 has a protrusion along one edge and the contact hole pattern C/H3 is arranged in the protrusion. The contact hole patterns C/H2 and C/H3 may be substituted by a multitude of separated patterns, as was illustrated inFIGS. 12 and 13 . - The cross-sections of MIM capacitors formed using the layouts shown in
FIG. 15 or 16 have different structures, as shown inFIGS. 17 through 19 . - Referring to
FIG. 17 , an MIM capacitor has a structure where anupper electrode 240 is arranged to overlap alower electrode 220, and adielectric layer 230 is positioned between the upper and thelower electrodes upper electrode 240 contacts afirst wire layer 212, to which the first voltage V1 is applied, via a contact hole C/H1 through which the top surface of thefirst wire layer 212 is exposed. Theupper electrode 240 is formed of a conductive layer in the Mn+1 level, thefirst wire layer 212 is formed of a conductive layer in the Mn−1 level, and thelower electrode 220 is formed of a conductive layer in the Mn level. Thelower electrode 220 contacts a second wire layer (not shown) in the Mx level (here, x>n+1), to which the second voltage V2 is applied, via a contact plug C/P_220 which fills a contact hole C/H3. The contact hole C/H3 is formed in upper interlayerdielectric layers dielectric layer 230 so as to expose the top surface of thelower electrode 220. According to this embodiment of the present invention, even though thelower electrode 220 is connected to the second wire layer via the contact plug C/P_220, it is possible to form an MIM capacitor having a minimized thickness dielectric layer. -
FIG. 18 shows the structure of an MIM capacitor, in which afirst wire layer 212 is embedded in aninterlayer dielectric layer 205 planarized by performing CMP.FIG. 19 shows the structure of another MIM capacitor in which afirst wire layer 212 is isolated from alower electrode 220 by forming anotherinterlayer dielectric layer 215, after forming thefirst wire layer 212 on a lowerinterlayer dielectric layer 202. In the MIM capacitor illustrated inFIG. 19 , no CMP process is performed. -
FIG. 20 is an equivalent circuit diagram of anMIM capacitor 300 according to yet another embodiment of the present invention. TheMIM capacitor 300 includes a lower electrode formed in the Mn level and an upper electrode formed in the Mn+1 level. The first voltage V1 is applied to the upper electrode via a wire layer formed in the same level (Mn) as the lower electrode. The second voltage V2 is applied to the lower electrode of the Mn level via a wire layer formed in a Mx level (here, x>n+1). - The
MIM capacitor 300 according to this embodiment may be embodied using the layouts such as the example layouts shown inFIG. 21 or 22. InFIG. 21 ,reference numerals first wire layer 322 is exposed and a contact hole through which a lower electrode is exposed.FIG. 22 is an example layout diagram for forming an MIM capacitor so as to maximize the effective area of the MIM capacitor even more. The layout shown inFIG. 22 is the same as the one shown inFIG. 21 except that thelower electrode pattern 320 has a protrusion along one edge and the contact hole pattern C/H3 is arranged in the protrusion. As illustrated inFIGS. 12 and 13 , the contact hole patterns C/H2 and C/H3 may be formed using several separated patterns. - The cross-sections of MIM capacitors embodied using the layouts shown in
FIG. 21 or 22 may have different structures, as shown inFIGS. 23 through 25 , which are cross-sectional diagrams of such MIM capacitors, taken along lines D-D′ ofFIGS. 21 and 22 . - Referring to
FIG. 23 , anupper electrode 340 is arranged to overlap alower electrode 320, and adielectric layer 330 is positioned between the upper andlower electrodes upper electrode 340 contacts afirst wire layer 322, to which the first voltage V1 is applied, through a contact hole C/H1 which is formed in thedielectric layer 330 to expose thefirst wire layer 322. Theupper electrode 340 is formed of a conductive layer in the Mn+1 level, thefirst wire layer 322 is formed of a conductive layer in the Mn level, and thelower electrode 320 is formed of a conductive layer of the Mn level. A contact plug C/P_320 is formed to fill the contact hole C/H3 which is formed in interlayerdielectric layers dielectric layer 330 to expose the top surface of thelower electrode 320. Thelower electrode 320 is connected to a second wire layer (not shown) in the Mx level (here, x>n+1). The second voltage V2 is applied to thelower electrode 320 by means of the contact plug C/P_320 which is formed within the contact hole C/H3. - In terms of minimizing a step difference, it is preferable that the top surfaces of the
lower electrode 320 and thefirst wire layer 322 are level with each other. InFIG. 23 , thelower electrode 320 and thefirst wire layer 322 are damascene wire layers which are formed by depositing a conductive layer in trenches Tb and T2, which are formed in adielectric layer 305, and planarizing the conductive layer using CMP. The damascene wire layers include abarrier metal layer 310 formed at the inner walls and bottom of each of the trenches Tb and T2 and a planarizedconductive layer 311 formed filling the trenches Tb and T2. Connections between thefirst wire layer 322 and other wire layers and processes for manufacturing wire layers in a level higher than the Mn+1 level may vary depending on the application. - An MIM capacitor shown in
FIG. 24 is the same as the MIM capacitor shown inFIG. 23 except that alower electrode 320 and afirst wire layer 322 are located on a lowerinterlayer dielectric layer 302 and are embedded in aninterlayer dielectric layer 305, which has been planarized by performing CMP. - Referring to
FIG. 25 , alower electrode 320 and afirst wire layer 322 are thinly formed on a lowerinterlayer dielectric layer 302. Thus, it is possible to make an MIM capacitor without performing a CMP process, if thelower electrode 320 and thefirst wire layer 322 can be electrically disconnected using only adielectric layer 330. - Next, an example method for manufacturing the MIM capacitor shown in
FIG. 5 using the layout shown inFIG. 4 , will be described with reference toFIGS. 26 through 29 . - Referring to
FIG. 26 , trenches T1 and T2 are formed in aninterlayer dielectric layer 105 on a substrate (not shown). Abarrier layer 110 is formed at the inner walls and the bottom of the first and second trenches T1 and T2 that are formed in thedielectric layer 105. Thebarrier layer 110 may be formed of a transition metal layer, a transition metal alloy layer, or a transition metal compound layer, or any combination thereof. For example, thebarrier layer 110 may be formed of a Ta layer, a TaN layer, a TaSiN layer, a TiN layer, a TiSiN layer, a WN layer, or a WSiN layer. Thebarrier layer 110 is introduced to prevent metal atoms of the metal layer filling the first and second trenches T1 and T2 from diffusing into theinterlayer dielectric layer 105. Next, aconductive layer 111, for example, a metal layer, is formed on thebarrier layer 110 to completely fill the first and second trenches T1 and T2. - The
conductive layer 111 may be formed of any low-resistance material that is appropriate for a damascene processes. For example, theconductive layer 111 may be formed of a copper (Cu) layer. In particular, a copper seed layer is formed on thebarrier layer 110 which is formed at the inner walls and the bottom of the trenches T1 and T2. Next, theconductive layer 111 comprised of a copper layer is formed on the copper seed layer to completely fill the trenches T1 and T2 using electroplating. - Thereafter, as shown in
FIG. 27 , theconductive layer 111 and thebarrier layer 110 are planarized using CMP until the top surface of theinterlayer dielectric layer 105 is exposed. As a result of the planarization, wire layers at a Mn−1 level, i.e., first and second wire layers 112 and 114, are formed without having a step difference. - Next, a conductive level at a Mn level is deposited on the entire surface of the substrate and is patterned using conventional photolithography so that a
lower electrode 120 is formed to directly contact thesecond wire layer 114. Thelower electrode 120 may be formed of a metal layer, a metal compound layer, or a combination thereof, for instance. For example, thelower electrode 120 may be formed of an Al layer, a Ta layer, a TaN layer, a TaSiN layer, a TiN layer, a TiSiN layer, a WN layer, a WSiN layer, or any combination thereof. Alternatively, thelower electrode 120 may be formed of a double layer of a Ta layer and a Cu layer, a double layer of a TaN layer and a Cu layer, a triple layer of a Ta layer, a TaN layer, and a Cu layer, or a triple layer of a TiN layer, a AlCu layer, and a TiN layer and so on. - Next, as shown in
FIG. 28 , adielectric layer 130 is formed on the entire surface of the substrate on which thelower electrode 120 is formed, and is patterned to form a contact hole C/H1 through which thefirst wire layer 112 is exposed. Thedielectric layer 130 may be formed of any material as long as the dielectric constant of the material is high enough to enhance the capacitance of the eventual MIM capacitor. For example, thedielectric layer 130 may be formed of a SiO2 layer, a SixNy layer, a SixCy layer, a SixOyNz layer, a SixOyCz layer, an AlxOy layer, a HfxOy layer, or a TaxOy layer. If thelower electrode 120 is formed of a copper-based material, thedielectric layer 130 is preferably formed of a SixNy layer, a SixCy layer, a double layer of a SixNy layer and an oxide layer, or a double layer of a SixCy layer and an oxide layer. For example, thedielectric layer 130 may be formed of a double layer of a SixNy layer and a SixOyCz layer, a double layer of a SixNy layer and a TEOS layer, a double layer of SixNy layer and a PEOX layer, a double layer of SixCy layer and a SixOyCz layer, a double layer of a SixCy layer and a TEOS layer, or a double layer of a SixCy layer and a PEOX layer. It is possible to enhance the leakage-current characteristics of a capacitor by forming thedielectric layer 130 of a double layer of a SixNy layer and an oxide layer or a double layer of a SixCy layer and an oxide layer. Thereafter, a conductive layer of a Mn+1 level is deposited on the entire surface of the substrate and is patterned using conventional photolithography, thus forming anupper electrode 140 to contact thefirst wire layer 112 via the contact hole C/H1. Here, theupper electrode 140 may be formed of the same conductive layer as thelower electrode 120. - Next, as shown in
FIG. 29 , acapping layer 150 and aninterlayer dielectric layer 155 are sequentially formed to protect theupper electrode 140. Thecapping layer 150 and theinterlayer dielectric layer 155 may be formed of a TEOS layer, a PEOX layer, a SixOyCz layer, a SixOyFz layer, or a SixNy layer. Connections between the first and second wire layers 112 and 114 and other wire layers and processes of manufacturing wire layers in a level higher than the Mn+1 level may vary depending on the application. -
FIGS. 30 and 31 are cross-sectional views illustrating portions of a method of manufacturing the MIM capacitor shown inFIG. 6 using the layout shown inFIG. 4 . - As shown in
FIG. 30 , a conductive layer in a Mn−1 level is formed on a lowerinterlayer dielectric layer 102 and is patterned using conventional photolithography, thus forming first and second wire layers 112 and 114. Aninterlayer dielectric layer 105 is formed having a predetermined thickness so that the first and second wire layers 112 and 114 can be isolated from each other. - As shown in
FIG. 31 , a CMP process is performed on theinterlayer dielectric layer 105 so that it can be level with the top surfaces of the first and second wire layers 112 and 114. As a result of the CMP process, the first and second wire layers 112 and 114 are electrically isolated and planarized. Subsequent processes are the same or similar as the corresponding processes described above with reference toFIGS. 27 through 29 . - Next, a method for manufacturing a portion of the MIM capacitor according to the third embodiment of the present invention, which is shown in
FIG. 25 , will be described with reference toFIG. 32 . - A conductive layer in a Mn level is formed on a lower
interlayer dielectric layer 302 and is patterned using conventional photolithography, thus forming alower electrode 320 and afirst wire layer 322. Next, adielectric layer 330 is deposited and is patterned, thus forming a contact hole C/H1 through which thefirst wire layer 322 is exposed. Subsequent processes may be performed using methods which are well known to the one in the art, thus forming an MIM capacitor having the cross-section shown inFIG. 25 . - Those skilled in the art recognize that the MIM capacitor described herein can be implemented in many different variations. Therefore, although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and within the purview of the appending claims without departing from the spirit and intended scope of the invention.
Claims (23)
1. A method for forming a metal-insulator-metal capacitor in a semiconductor process, the method comprising:
forming an insulating layer on a semiconductor substrate;
forming a first connection wire and a second connection wire;
forming a bottom electrode on the insulating layer and disposed over the first connection wire;
forming a dielectric layer over the bottom electrode;
forming a top electrode disposed over the bottom electrode; and
forming a contact from the second connection wire to a bottom surface of the top electrode.
2. The method of claim 1 , wherein forming the first and second connection wire comprises:
forming a first and a second trench in the insulating layer;
forming a metal layer within the first trench and the second trench; and
planarizing the metal layer to form a first connection wire in the first trench and a second connection wire in the second trench.
3. The method of claim 2 , further comprising forming a barrier layer in the first and second trenches prior to forming the metal layer within the first and second trenches.
4. The method of claim 3 wherein forming a barrier layer comprises forming a layer from a material selected from a group consisting essentially of a transition metal, a transition metal alloy, a transition metal compound, and any combination thereof.
5. The method of claim 2 wherein forming the metal layer comprises forming a copper layer.
6. The method of claim 1 , wherein forming the first and second connection wire comprises:
forming a conductive layer on the insulating layer;
patterning the conductive layer to form a first wire connection and a second wire connection;
depositing an interlayer dielectric layer on the first and second wire connections; and
planarizing the first and second wire connections and the interlayer dielectric layer.
7. The method of claim 6 wherein planarizing the first and second wire connections and the interlayer dielectric layer comprises perfonning a CMP process.
8. The method of claim 1 , wherein forming the first and second connection wire comprises:
forming a conductive layer on the insulating layer; and
patterning the conductive layer to form a first wire connection and a second wire connection.
9. A method for forming a metal-insulator-metal capacitor in a semiconductor process, the method comprising:
forming an insulating layer on a semiconductor substrate;
forming a first wire connection and a second wire connection;
forming a first interlayer dielectric layer on the first wire connection and the second wire connection;
forming a first contact hole in the first interlayer dielectric layer to expose the first wire connection;
forming a bottom electrode on the first interlayer dielectric layer and within the first contact hole to contact the first wire connection;
forming a dielectric layer on the bottom electrode;
forming a second contact hole in the dielectric layer and in the first interlayer dielectric layer to contact the second wire connection; and
forming a top electrode disposed over the bottom electrode and within the second contact hole to contact the second wire connection.
10. The method of claim 9 , wherein forming the first and second wire connection comprises:
forming a first and a second trench in the insulating layer;
forming a conductive layer within the first trench and the second trench; and
planarizing the conductive layer to form a first wire connection in the first trench and a second wire connection in the second trench.
11. The method of claim 9 , wherein forming the first and second connection wire comprises:
forming a conductive layer on the insulating layer;
patterning the conductive layer to form a first wire connection and a second wire connection;
depositing an interlayer dielectric layer on the first and second wire connections; and
planarizing the first and second wire connections and the interlayer dielectric layer.
12. The method of claim 9 , wherein forming the first and second wire connection comprises:
forming a conductive layer on the insulating layer; and
patterning the conductive layer to form a first wire connection and a second wire connection.
13. The method of claim 9 wherein forming the first contact hole comprises forming a plurality of separate contact holes.
14. The method of claim 9 wherein forming the second contact hole comprises forming a second plurality of separate contact holes.
15. A method for forming a metal-insulator-metal capacitor in a semiconductor process, the method comprising:
forming an insulating layer on a semiconductor substrate;
forming a first wire connection and a bottom electrode;
forming a dielectric layer on the first wire connection and the bottom electrode;
forming a first contact hole in the dielectric layer and disposed over the first wire connection;
forming a top electrode disposed over the dielectric layer and within the first contact hole to contact the first wire connection;
forming a interlayer dielectric layer disposed over the top electrode, the dielectric layer, and the bottom electrode;
forming a second contact hole in the interlayer dielectric layer and in the dielectric layer to expose the bottom electrode; and
forming a contact plug within the second contact hole and structured to contact a top surface of the bottom electrode.
16. The method of claim 15 , wherein forming the first wire connection and the bottom electrode comprises:
forming a first and a second trench in the insulating layer;
forming a conductive layer within the first trench and the second trench; and
planarizing the conductive layer to form a first wire connection in the first trench and a bottom electrode in the second trench.
17. The method of claim 15 , wherein forming the first wire connection and the bottom electrode comprises:
forming a conductive layer on the insulating layer;
patterning the conductive layer to form a first wire connection and a bottom electrode;
depositing an interlayer dielectric layer on the first wire connection and the bottom electrode; and
planarizing the first wire connection, the bottom electrode, and the interlayer dielectric layer.
18. The method of claim 15 , wherein forming the first wire connection and the bottom electrode comprises:
forming a conductive layer on the insulating layer; and
patterning the conductive layer to form a first wire connection and a bottom electrode.
19. A method for forming a metal-insulator-metal capacitor in a semiconductor process and on a semiconductor substrate having an insulating layer formed thereon, the method comprising:
forming a connection line on the insulating layer;
forming a bottom electrode on the insulating layer;
forming a capacitor dielectric layer disposed on the bottom electrode;
forming a top electrode disposed on the capacitor dielectric layer; and
coupling the connection line to a bottom surface of the top electrode.
20. The method of claim 19 wherein forming the connection line comprises:
forming a first and second trench in the insulating layer;
forming a barrier layer in the first and second trench;
forming a metal layer on the barrier layer; and
planarizing the metal layer.
21. The method of claim 18 wherein forming a metal layer comprises electroplating the barrier layer.
22. The method of claim 18 wherein forming a barrier layer comprises forming a layer including titanium.
23. The method of claim 19 wherein forming the connection line comprises:
forming a metal layer on the insulating layer;
patterning the metal layer to form a connection line;
forming a second insulating layer on the connection line; and
planarizing the metal layer and the second insulating layer by chemical-mechanical-polishing.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/559,317 US20070072319A1 (en) | 2002-10-17 | 2006-11-13 | Integrated circuit capacitor structure |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20020063477 | 2002-10-17 | ||
KR10-2002-63477 | 2002-10-17 | ||
US10/678,531 US7154162B2 (en) | 2002-10-17 | 2003-10-03 | Integrated circuit capacitor structure |
US11/559,317 US20070072319A1 (en) | 2002-10-17 | 2006-11-13 | Integrated circuit capacitor structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/678,531 Division US7154162B2 (en) | 2002-10-17 | 2003-10-03 | Integrated circuit capacitor structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070072319A1 true US20070072319A1 (en) | 2007-03-29 |
Family
ID=32089719
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/678,531 Expired - Lifetime US7154162B2 (en) | 2002-10-17 | 2003-10-03 | Integrated circuit capacitor structure |
US11/559,317 Abandoned US20070072319A1 (en) | 2002-10-17 | 2006-11-13 | Integrated circuit capacitor structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/678,531 Expired - Lifetime US7154162B2 (en) | 2002-10-17 | 2003-10-03 | Integrated circuit capacitor structure |
Country Status (6)
Country | Link |
---|---|
US (2) | US7154162B2 (en) |
JP (2) | JP2004335993A (en) |
KR (1) | KR100480641B1 (en) |
CN (1) | CN100570873C (en) |
DE (1) | DE10348902B4 (en) |
TW (1) | TWI236097B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090294905A1 (en) * | 2005-09-29 | 2009-12-03 | Fujitsu Microelectronics Limited | Semiconductor device |
US20090294902A1 (en) * | 2007-03-20 | 2009-12-03 | Fujitsu Microelectronics Limited | Semiconductor device and method of manufacturing the same |
US10790792B2 (en) | 2015-10-30 | 2020-09-29 | Murata Manufacturing Co., Ltd. | LC composite device, processor, and method for manufacturing LC composite device |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI228807B (en) * | 2003-07-01 | 2005-03-01 | Advanced Semiconductor Eng | Wafer level passive component |
JP3998658B2 (en) * | 2004-04-28 | 2007-10-31 | 富士通メディアデバイス株式会社 | Elastic wave device and package substrate |
JP4549889B2 (en) * | 2004-05-24 | 2010-09-22 | 三星モバイルディスプレイ株式會社 | Capacitor and light-emitting display device using the same |
US7301752B2 (en) * | 2004-06-04 | 2007-11-27 | International Business Machines Corporation | Formation of metal-insulator-metal capacitor simultaneously with aluminum metal wiring level using a hardmask |
JP2006086155A (en) * | 2004-09-14 | 2006-03-30 | Matsushita Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
KR100679827B1 (en) * | 2004-12-22 | 2007-02-06 | 동부일렉트로닉스 주식회사 | Method of fabricating MIMMetal-Insulator-Metal capacitor |
US7511939B2 (en) * | 2006-08-24 | 2009-03-31 | Analog Devices, Inc. | Layered capacitor architecture and fabrication method |
JP2010103140A (en) * | 2008-10-21 | 2010-05-06 | Seiko Epson Corp | Capacitative element, method of manufacturing same, and electro-optic device |
JP2011228462A (en) * | 2010-04-19 | 2011-11-10 | Taiyo Yuden Co Ltd | Thin film capacitor |
CN102420230B (en) * | 2011-07-12 | 2013-06-05 | 上海华力微电子有限公司 | Manufacturing method of structure of MOS capacitor |
US8809149B2 (en) * | 2012-12-12 | 2014-08-19 | Globalfoundries Inc. | High density serial capacitor device and methods of making such a capacitor device |
US10224309B2 (en) * | 2014-09-26 | 2019-03-05 | Intel Corporation | Integrated circuit die having backside passive components and methods associated therewith |
US9666661B2 (en) * | 2015-09-08 | 2017-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Coplanar metal-insulator-metal capacitive structure |
CN109979919A (en) * | 2017-12-27 | 2019-07-05 | 华为技术有限公司 | A kind of chip and electronic equipment |
KR20220159521A (en) | 2021-05-25 | 2022-12-05 | 삼성전자주식회사 | Metal-insulator-metal capacitor and method of manufacturing the same |
US11908888B2 (en) * | 2021-09-23 | 2024-02-20 | International Business Machines Corporation | Metal-insulator-metal capacitor structure supporting different voltage applications |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563762A (en) * | 1994-11-28 | 1996-10-08 | Northern Telecom Limited | Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit |
US20030062564A1 (en) * | 2001-10-03 | 2003-04-03 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20040140527A1 (en) * | 2003-01-21 | 2004-07-22 | Renesas Technology Corp. | Semiconductor device having poly-poly capacitor |
US20060054960A1 (en) * | 2004-09-14 | 2006-03-16 | Satoshi Seo | Semiconductor device and method for fabricating the same |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63239970A (en) * | 1987-03-27 | 1988-10-05 | Nec Corp | Semiconductor device |
JPH01100961A (en) * | 1987-10-14 | 1989-04-19 | Seiko Epson Corp | Capacitor element |
JPH0434950A (en) * | 1990-05-30 | 1992-02-05 | Nec Corp | Semiconductor integrated circuit device |
US5208726A (en) * | 1992-04-03 | 1993-05-04 | Teledyne Monolithic Microwave | Metal-insulator-metal (MIM) capacitor-around-via structure for a monolithic microwave integrated circuit (MMIC) and method of manufacturing same |
US5583359A (en) * | 1995-03-03 | 1996-12-10 | Northern Telecom Limited | Capacitor structure for an integrated circuit |
KR100277314B1 (en) * | 1996-11-08 | 2001-01-15 | 모기 쥰이찌 | Thin film capacitor and semiconductor device equipped with it |
US5879985A (en) * | 1997-03-26 | 1999-03-09 | International Business Machines Corporation | Crown capacitor using a tapered etch of a damascene lower electrode |
US6064108A (en) * | 1997-09-02 | 2000-05-16 | Hughes Electronics Corporation | Integrated interdigitated capacitor |
US6034411A (en) * | 1997-10-29 | 2000-03-07 | Intersil Corporation | Inverted thin film resistor |
JP3129284B2 (en) * | 1998-05-08 | 2001-01-29 | 日本電気株式会社 | Method for manufacturing semiconductor integrated circuit device |
JPH11354726A (en) * | 1998-06-05 | 1999-12-24 | Fujitsu Ltd | Manufacture of semiconductor device |
US6146939A (en) * | 1998-09-18 | 2000-11-14 | Tritech Microelectronics, Ltd. | Metal-polycrystalline silicon-N-well multiple layered capacitor |
US6180976B1 (en) * | 1999-02-02 | 2001-01-30 | Conexant Systems, Inc. | Thin-film capacitors and methods for forming the same |
TW454330B (en) * | 1999-05-26 | 2001-09-11 | Matsushita Electronics Corp | Semiconductor apparatus and its manufacturing method |
JP2000340744A (en) * | 1999-05-28 | 2000-12-08 | Sony Corp | Capacitor and manufacture thereof |
KR20010003343A (en) * | 1999-06-22 | 2001-01-15 | 김영환 | Method of forming MIM type analog capacitor if semiconductor device |
JP2001144090A (en) * | 1999-11-11 | 2001-05-25 | Nec Corp | Method of manufacturing semiconductor device |
JP3967544B2 (en) * | 1999-12-14 | 2007-08-29 | 株式会社東芝 | MIM capacitor |
US6498364B1 (en) * | 2000-01-21 | 2002-12-24 | Agere Systems Inc. | Capacitor for integration with copper damascene processes |
JP2002064184A (en) * | 2000-06-09 | 2002-02-28 | Oki Electric Ind Co Ltd | Manufacturing method of semiconductor device comprising capacitor part |
JP3843708B2 (en) * | 2000-07-14 | 2006-11-08 | 日本電気株式会社 | Semiconductor device, manufacturing method thereof, and thin film capacitor |
EP1182708A3 (en) | 2000-08-18 | 2002-03-27 | Texas Instruments Incorporated | High capacitance damascene capacitor |
US6838717B1 (en) * | 2000-08-31 | 2005-01-04 | Agere Systems Inc. | Stacked structure for parallel capacitors and method of fabrication |
JP2002110799A (en) * | 2000-09-27 | 2002-04-12 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
JP2002176144A (en) * | 2000-12-08 | 2002-06-21 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
KR20020055887A (en) * | 2000-12-29 | 2002-07-10 | 박종섭 | Method of manufacturing a capacitor and metal wiring in a semiconductor device |
JP2002280451A (en) * | 2001-03-19 | 2002-09-27 | Nippon Telegr & Teleph Corp <Ntt> | Method for forming multilayer wiring |
US6710425B2 (en) * | 2001-04-26 | 2004-03-23 | Zeevo, Inc. | Structure to increase density of MIM capacitors between adjacent metal layers in an integrated circuit |
US6391713B1 (en) * | 2001-05-14 | 2002-05-21 | Silicon Integrated Systems Corp. | Method for forming a dual damascene structure having capacitors |
US6534374B2 (en) * | 2001-06-07 | 2003-03-18 | Institute Of Microelectronics | Single damascene method for RF IC passive component integration in copper interconnect process |
DE10159466A1 (en) * | 2001-12-04 | 2003-06-12 | Koninkl Philips Electronics Nv | Arrangement with capacitor |
US6812088B1 (en) * | 2002-06-11 | 2004-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for making a new metal-insulator-metal (MIM) capacitor structure in copper-CMOS circuits using a pad protect layer |
US6784478B2 (en) * | 2002-09-30 | 2004-08-31 | Agere Systems Inc. | Junction capacitor structure and fabrication method therefor in a dual damascene process |
US20050063135A1 (en) * | 2003-09-18 | 2005-03-24 | Borland William J. | High tolerance embedded capacitors |
US6800923B1 (en) * | 2003-04-25 | 2004-10-05 | Oki Electric Industry Co., Ltd. | Multilayer analog interconnecting line layout for a mixed-signal integrated circuit |
-
2003
- 2003-01-17 KR KR10-2003-0003296A patent/KR100480641B1/en not_active IP Right Cessation
- 2003-10-03 US US10/678,531 patent/US7154162B2/en not_active Expired - Lifetime
- 2003-10-14 TW TW092128391A patent/TWI236097B/en not_active IP Right Cessation
- 2003-10-16 DE DE10348902A patent/DE10348902B4/en not_active Expired - Lifetime
- 2003-10-16 JP JP2003356861A patent/JP2004335993A/en active Pending
- 2003-10-17 CN CNB2003101181097A patent/CN100570873C/en not_active Expired - Lifetime
-
2006
- 2006-11-13 US US11/559,317 patent/US20070072319A1/en not_active Abandoned
-
2011
- 2011-03-09 JP JP2011051667A patent/JP5568494B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563762A (en) * | 1994-11-28 | 1996-10-08 | Northern Telecom Limited | Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit |
US20030062564A1 (en) * | 2001-10-03 | 2003-04-03 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20040140527A1 (en) * | 2003-01-21 | 2004-07-22 | Renesas Technology Corp. | Semiconductor device having poly-poly capacitor |
US20060054960A1 (en) * | 2004-09-14 | 2006-03-16 | Satoshi Seo | Semiconductor device and method for fabricating the same |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090294905A1 (en) * | 2005-09-29 | 2009-12-03 | Fujitsu Microelectronics Limited | Semiconductor device |
US8227848B2 (en) | 2005-09-29 | 2012-07-24 | Fujitsu Semiconductor Limited | Semiconductor device |
US8592884B2 (en) | 2005-09-29 | 2013-11-26 | Fujitsu Semiconductor Limited | Semiconductor device including capacitor |
US8617980B2 (en) | 2005-09-29 | 2013-12-31 | Fujitsu Semiconductor Limited | Semiconductor device including capacitor |
US20090294902A1 (en) * | 2007-03-20 | 2009-12-03 | Fujitsu Microelectronics Limited | Semiconductor device and method of manufacturing the same |
US8169051B2 (en) | 2007-03-20 | 2012-05-01 | Fujitsu Semiconductor Limited | Semiconductor device including capacitor element and method of manufacturing the same |
US8642400B2 (en) | 2007-03-20 | 2014-02-04 | Fujitsu Semiconductor Limited | Method of manufacturing semiconductor device including capacitor element |
US10790792B2 (en) | 2015-10-30 | 2020-09-29 | Murata Manufacturing Co., Ltd. | LC composite device, processor, and method for manufacturing LC composite device |
Also Published As
Publication number | Publication date |
---|---|
CN1507055A (en) | 2004-06-23 |
TW200414427A (en) | 2004-08-01 |
US20040075131A1 (en) | 2004-04-22 |
JP2011139092A (en) | 2011-07-14 |
JP2004335993A (en) | 2004-11-25 |
US7154162B2 (en) | 2006-12-26 |
DE10348902B4 (en) | 2010-08-05 |
KR20040034318A (en) | 2004-04-28 |
CN100570873C (en) | 2009-12-16 |
JP5568494B2 (en) | 2014-08-06 |
TWI236097B (en) | 2005-07-11 |
DE10348902A1 (en) | 2004-06-03 |
KR100480641B1 (en) | 2005-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070072319A1 (en) | Integrated circuit capacitor structure | |
US6597032B1 (en) | Metal-insulator-metal (MIM) capacitors | |
JP5296010B2 (en) | Integrated circuit device having dual dammersin interconnect structure and metal electrode capacitor and method of manufacturing the same | |
US6646323B2 (en) | Zero mask high density metal/insulator/metal capacitor | |
US7282757B2 (en) | MIM capacitor structure and method of manufacture | |
KR100695026B1 (en) | Integrated circuit device having dual damascene capacitor and associated method for making | |
US6441419B1 (en) | Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same | |
US7402889B2 (en) | Semiconductor device and method for manufacturing the same | |
US7285813B2 (en) | Metal-insulator-metal capacitor and method for manufacturing the same | |
US6391707B1 (en) | Method of manufacturing a zero mask high density metal/insulator/metal capacitor | |
US7439130B2 (en) | Semiconductor device with capacitor and method for fabricating the same | |
US20070152258A1 (en) | Semiconductor device with a capacitor | |
KR100572829B1 (en) | Method of fabricating semiconductor device with MIM capacitor | |
US6569746B2 (en) | Methods of forming integrated circuit capacitors having electrodes therein that comprise conductive plugs | |
US7560332B2 (en) | Integrated circuit capacitor structure | |
US20090065836A1 (en) | Semiconductor device having mim capacitor and method of manufacturing the same | |
KR100415537B1 (en) | Method for fabrication of semiconductor device | |
US6297144B1 (en) | Damascene local interconnect process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |