US20060291174A1 - Embedding thin film resistors in substrates in power delivery networks - Google Patents
Embedding thin film resistors in substrates in power delivery networks Download PDFInfo
- Publication number
- US20060291174A1 US20060291174A1 US11/168,175 US16817505A US2006291174A1 US 20060291174 A1 US20060291174 A1 US 20060291174A1 US 16817505 A US16817505 A US 16817505A US 2006291174 A1 US2006291174 A1 US 2006291174A1
- Authority
- US
- United States
- Prior art keywords
- resistor
- metallization
- capacitor
- pad
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5228—Resistive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
Definitions
- This invention relates generally to power delivery networks for integrated circuits.
- a power delivery network supplies power from a power supply to an integrated circuit.
- Integrated circuits are typically assembled into packages that are mounted to a printed circuit board.
- the printed circuit board may be incorporated into an electronic subassembly that may be plugged into a motherboard or printed circuit board.
- power delivery networks may be designed with resistors and capacitors to reduce impedance and to increase the power transferred from the power supply to loads within the integrated circuit.
- an overall goal of the power delivery network is to reduce the power loss of the integrated circuit and improve its performance.
- it does so at the lowest possible cost.
- FIG. 1 is a schematic, cross-sectional view of one embodiment of the present invention
- FIG. 2A is a simplified circuit diagram for the power delivery network of FIG. 1 in accordance with one embodiment of the present invention
- FIG. 2B is a more detailed circuit diagram for the package of FIG. 1 in accordance with one embodiment of the present invention.
- FIG. 3 is a partial, enlarged, cross-sectional view taken generally along the line 3 - 3 in FIG. 4 ;
- FIG. 4 is a top plan view of the embodiment shown in FIG. 3 in accordance with one embodiment of the present invention.
- FIG. 5 is a cross-sectional view taken generally along the line 5 - 5 in FIG. 4 in accordance with one embodiment of the present invention
- FIG. 6 is an enlarged, cross-sectional view of another embodiment of the present invention.
- FIG. 7 is a partial, reduced, cross-sectional view taken generally along the line 7 - 7 in FIG. 6 ;
- FIG. 8 is an enlarged, perspective view of still another embodiment of the present invention.
- FIG. 9 is a planar, cross-sectional view of the embodiment shown in FIG. 8 taken generally along the line 9 - 9 in FIG. 8 in accordance with one embodiment of the present invention.
- FIGS. 10A-10E are partial, reduced, cross-sectional views taken generally along the line 7 - 7 in FIG. 6 in accordance with different embodiments of the present invention.
- resistors may be embedded within integrated circuit metallization layers to implement a power delivery network that can be manufactured at lower cost.
- the embedded resistors may permit greater control over resistance values.
- a resistor may be embedded within metallization layers and in other embodiments, the embedded resistor may be positioned atop the metallization layers.
- a power delivery network 10 may include a printed circuit board 100 on which is mounted a power supply 110 .
- the power supply 110 supplies power through interconnections within the printed circuit board 100 to an integrated circuit 140 mounted on the printed circuit board 100 .
- the integrated circuit 140 may include a package 120 and, within the package, a semiconductor die 130 .
- the embedded resistor (not shown in FIG. 1 ) may be provided on the die 130 .
- a model depiction of the power delivery network 10 shows the power supply 110 , supplying a potential called V cc on a power metallization line 12 . Also, a ground metallization line 18 is indicated as supplying a potential called V ss .
- the package capacitor (Cpkg_cap) 24 that has internal resistance (Rpkg_cap) and inductance (Lpkg_cap) ( FIG. 2B ).
- This package capacitor is connected to the package 120 via the pad 14 b to Vcc metallization line 12 .
- the other end of the capacitor is connected to the package 120 via pad 14 a.
- the power discharge path of the capacitor 24 goes through embedded resistor 22 .
- the embedded resistor may reduce the need to increase the on-die decoupling capacitance because the silicon cost itself is more than the substrate cost, mainly due to the high cost capital investments needed. Lowering the high frequency impedance may be driven by the embedded resistor, rather than the on-die capacitor in some embodiments.
- the embedded resistor may be advantageous compared to high equivalent series resistance (ESR) capacitors since the embedded resistor allows custom-made resistance values needed in a capacitor.
- ESR equivalent series resistance
- Available high ESR capacitors on the market may be made to specific resistance values with relatively limited choices, as their resistance is mainly due to changing the capacitor terminal resistance using specific high resistive materials.
- the embedded resistor With an embedded resistor, specific resistance values may be obtained by designing different physical dimensions of a thin film embedded resistor.
- the embedded resistor may allow for reduction in the number of capacitors, thereby reducing material and manufacturing costs.
- FIG. 3 The configuration of a portion of the integrated circuit die 130 that is pertinent to the power delivery network 10 is depicted in FIG. 3 in accordance with one embodiment of the present invention.
- a semiconductor substrate (not shown) may be one or more interlayer dielectrics 30 , 32 , and 28 . Between the dielectrics 30 and 32 , is the level 1 or power metallization line 12 . Between the dielectrics 28 and 30 , is the level 2 or ground metallization line 18 . Finally, over the dielectric 28 may be metal pads 14 b and 14 a. A substantial portion of the upper surface of the structure may be covered by solder resist 15 , in one embodiment, so that the capacitor 24 may be accurately positioned to land on the pads 14 b and 14 a.
- Coupling the pad 14 b to the power metallization line 12 is a via 16 .
- a plurality of parallel vias 16 may be utilized to reduce effective resistance by providing parallel paths.
- a plurality of the vias 16 may extend into the page, in FIG. 3 , all connected to the pad 14 b on one end and the power metallization line 12 on the lower end.
- a doubled via 20 may be provided between the pad 14 a and the ground metallization line 18 . While a doubled via 20 is illustrated, more than two parallel paths may be provided, again to reduce impedance by virtue of the parallel nature of the paths.
- the ground metallization line 18 is coupled, ultimately, to the power supply 110 and the capacitor 24 , as well as the resistor 22 . (The resistor 22 is not shown in FIG. 3 ).
- the resistor 22 is hidden underneath a portion of the dielectric layer 28 and resist 15 .
- the resistor 22 is electrically coupled between the Vss metallization pad 26 and the V ss pad 14 a.
- the pad 14 a is also partially covered by the solder resist 15 .
- An exposed portion of the pad 14 a is electrically coupled to the upper leg of the inverted U-shaped capacitor 24 , while the exposed portion of the pad 14 b is electrically coupled to the lower leg of the capacitor 24 .
- the pad 14 b may also be partially covered by resist 15 .
- the pad 26 couples to Vss
- the pad 14 a is coupled to V ss
- the pad 14 b is coupled to V cc , all as further illustrated in FIGS. 3 and 5 .
- the pad 26 and the pad 14 a are at least partially covered by the solder resist 15 .
- the resistor 22 sits on and under the dielectric 28 a.
- the pad 26 couples through doubled via 20 to the power metallization line 18 .
- the dielectric 28 a actually overlies the region between the resistor 22 and the solder resist 15 .
- an embedded resistor 22 and a die side capacitor (DSC) 24 may be provided in an integrated fashion on the die 130 .
- the dimensions of a resistor 22 may be controllable to set a precise, desired resistance value in some embodiments.
- a surface based resistor 22 may be advantageous because it may be more easily fabricated.
- the resistor 22 may be embedded deeper within the structure shown in FIG. 6 and, in particular, in association with the power metallization line 12 .
- the line 12 may have an opening formed therein during fabrication. That opening may then be filled with the material that forms the resistor 22 , which is patterned and etched to fall within, and slightly beyond, the opening so as to slightly overlap the line 12 .
- the line 12 and the line 18 are typically formed of copper.
- the resistor 22 may be formed of more resistive material, such as nickel.
- a trench may be cut and filled with the via 16 which then, in turn, lands on top of a metal island layer 88 that electrically connects to the resistor 22 . Otherwise, the structure is the same as that described in connection with the first embodiment.
- the resistor 22 amounts to an island within the line 12 in one embodiment.
- a plurality of parallel vias 16 may extend upwardly from metal island 88 that is surrounded by the resistor 22 to the pad 14 b.
- the current flow paths are determined by the length of the resistor 22 in the vertical and horizontal directions. By adjusting those lengths, the extent of resistance can be carefully controlled. Since photolithography may be utilized to define these lengths and widths of the resistor 22 , the characteristics of the resistor 22 may be very precisely determined in some embodiments.
- FIGS. 8 and 9 the arrangement of FIGS. 3-5 may be utilized.
- a set of three such pads 26 and resistors 22 may be provided in such an embodiment.
- the pads 26 and resistors 22 may surround the pad 14 a.
- the nature of the connections thereto and the arrangement of the pads 26 is precisely the same as described previously with respect to the single pad embodiment of FIGS. 3-5 .
- the provision of multiple pads 26 and multiple parallel resistors 22 may reduce resistance, advantageously improving the performance of the interconnection network.
- a variety of embodiments use a resistor 22 , associated with the line 12 . They differ in the arrangement of the resistor 22 and, particularly, its dimensions relative to its contact with the metal island 88 coupled to the overlying vias 16 .
- the dimensions L 1 from the island 88 to the vertical and horizontal edges of the resistor 22 are equal lengths.
- the vertical length of the resistor 22 , moving outwardly from the island 88 and the horizontal length, both illustrated as L 1 can be virtually the same.
- the length L 1 and the horizontal length L 2 are no longer equal. This length difference may be done by simply reshaping the resistor 22 during deposition and patterning.
- the resistor 22 is connected to the island 88 on the left and right side of with the width of W 1 .
- FIG. 10D corresponds to FIG. 10C except that the resistor 22 does have a horizontal length L 2 and width W 2 that extends to the top and bottom of the island 88 , but only in the region aligned with the point of contact with island 88 .
- L 1 may not equal L 2 and W 1 may not equal W 2 in some embodiments of the present invention.
- the resistor 22 only extends upwardly away from its point of contact with the island 88 .
- the resistor 22 has a dimension L 1 and W 1 .
- FIGS. 10A-10E provide a limited number of examples of the resistor 22 variations that may be provided, those skilled in the art will appreciate numerous other variations. It should be appreciated then that the resistance of the resistor 22 may be precisely controlled by providing any number of arrangements of resistor 22 shape, size, and number.
- the resistor 22 may have a thickness of about 0.1 microns and a conductivity of 4.9 ⁇ 10 6 S/m. It may, for example, have a resistivity between 100 and 200 Ohms in some embodiments.
- Several capacitors 24 may be used having dimensions of 40 ⁇ 20 mils. In one embodiment, four capacitors 24 may be used, representing a reduction in the number of capacitors.
- the capacitors 24 may be die side capacitors (DSCs), as opposed to interdigitized capacitors (IDCs).
- DSCs die side capacitors
- IDCs interdigitized capacitors
- the embedded resistor may be designed for other form factor two terminal capacitors and also IDC capacitors.
- providing the resistance within the substrate enables lower cost two terminal capacitors to replace interdigitized capacitors. This replacement may result in a cost reduction of up to 60% or more in some cases. In addition, the number of capacitors may be reduced in some embodiments.
- the objective of a power delivery network 10 is generally to ensure maximum power transfer from the power regulator to the integrated circuit through the network path. This may be achieved by ensuring the lowest impedance (Z) of the power delivery network path since the power is equal to the square of the applied voltage over the impedance.
- the simplified resonance impedance (Z 0 ) of FIG. 2A is provided by Z 0 being equal to the inductance divided by the product of the capacitance and the resistance.
- the capacitance can be represented by an on die decoupling capacitance, while the inductance and resistance represent the inductance and resistance of discrete decoupling capacitors, including package or motherboard capacitors.
- the simplified resonance impedance Z 0 can be lowered by increasing the on-die capacitance, increasing the resistance of the discrete decoupling capacitors or lowering or maintaining the inductance of the decoupling capacitors.
- the resistance of the power delivery network 10 may be increased by embedding resistors 22 in discrete capacitor routing, either on the surface of the substrate or in inner layers of the substrate, while maintaining low inductance.
- the embedded resistance may be controlled by designing it with specific dimensions in the length, width, and thickness dimensions. Generally, the resistance of the resistor needed for capacitor routing is from 100 mOhm to 1 Ohm.
- references throughout this specification to “one embodiment” or “an embodiment” mean that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one implementation encompassed within the present invention. Thus, appearances of the phrase “one embodiment” or “in an embodiment” are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be instituted in other suitable forms other than the particular embodiment illustrated and all such forms may be encompassed within the claims of the present application.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Using die side capacitors and embedded resistors, an advantageous power delivery network may be achieved. In some embodiments, the embedded resistors may be more precisely controllable. The number of die side capacitors may be reduced by combining embedded resistors with these capacitors to reduce costs. The embedded resistors may be provided within the metallization layers either at an upper layer or a lower layer, as two examples.
Description
- This invention relates generally to power delivery networks for integrated circuits.
- A power delivery network supplies power from a power supply to an integrated circuit. Integrated circuits are typically assembled into packages that are mounted to a printed circuit board. The printed circuit board may be incorporated into an electronic subassembly that may be plugged into a motherboard or printed circuit board.
- It is generally advantageous to have a semiconductor package and integrated circuit that is more efficient, having high decoupling capacitance and low inductance. To this end, power delivery networks may be designed with resistors and capacitors to reduce impedance and to increase the power transferred from the power supply to loads within the integrated circuit.
- Thus, an overall goal of the power delivery network is to reduce the power loss of the integrated circuit and improve its performance. Advantageously, it does so at the lowest possible cost.
-
FIG. 1 is a schematic, cross-sectional view of one embodiment of the present invention; -
FIG. 2A is a simplified circuit diagram for the power delivery network ofFIG. 1 in accordance with one embodiment of the present invention; -
FIG. 2B is a more detailed circuit diagram for the package ofFIG. 1 in accordance with one embodiment of the present invention; -
FIG. 3 is a partial, enlarged, cross-sectional view taken generally along the line 3-3 inFIG. 4 ; -
FIG. 4 is a top plan view of the embodiment shown inFIG. 3 in accordance with one embodiment of the present invention; -
FIG. 5 is a cross-sectional view taken generally along the line 5-5 inFIG. 4 in accordance with one embodiment of the present invention; -
FIG. 6 is an enlarged, cross-sectional view of another embodiment of the present invention; -
FIG. 7 is a partial, reduced, cross-sectional view taken generally along the line 7-7 inFIG. 6 ; -
FIG. 8 is an enlarged, perspective view of still another embodiment of the present invention; -
FIG. 9 is a planar, cross-sectional view of the embodiment shown inFIG. 8 taken generally along the line 9-9 inFIG. 8 in accordance with one embodiment of the present invention; and -
FIGS. 10A-10E are partial, reduced, cross-sectional views taken generally along the line 7-7 inFIG. 6 in accordance with different embodiments of the present invention. - In accordance with some embodiments of the present invention, resistors may be embedded within integrated circuit metallization layers to implement a power delivery network that can be manufactured at lower cost. In addition, the embedded resistors may permit greater control over resistance values. In some embodiments, a resistor may be embedded within metallization layers and in other embodiments, the embedded resistor may be positioned atop the metallization layers.
- Referring to
FIG. 1 , apower delivery network 10 may include a printedcircuit board 100 on which is mounted apower supply 110. Thepower supply 110 supplies power through interconnections within the printedcircuit board 100 to an integratedcircuit 140 mounted on the printedcircuit board 100. Theintegrated circuit 140 may include apackage 120 and, within the package, asemiconductor die 130. In accordance with some embodiments of the present invention, the embedded resistor (not shown inFIG. 1 ) may be provided on thedie 130. - Thus, referring to
FIG. 2A , a model depiction of thepower delivery network 10 shows thepower supply 110, supplying a potential called Vcc on apower metallization line 12. Also, aground metallization line 18 is indicated as supplying a potential called Vss. - As the die 130 capacitance (Cdie) fully discharges to provide power to the die 130, the next capacitor to respond is the package capacitor (Cpkg_cap) 24 that has internal resistance (Rpkg_cap) and inductance (Lpkg_cap) (
FIG. 2B ). This package capacitor is connected to thepackage 120 via thepad 14 b toVcc metallization line 12. The other end of the capacitor is connected to thepackage 120 viapad 14 a. The power discharge path of thecapacitor 24 goes through embeddedresistor 22. - In some embodiments, the embedded resistor may reduce the need to increase the on-die decoupling capacitance because the silicon cost itself is more than the substrate cost, mainly due to the high cost capital investments needed. Lowering the high frequency impedance may be driven by the embedded resistor, rather than the on-die capacitor in some embodiments.
- The embedded resistor may be advantageous compared to high equivalent series resistance (ESR) capacitors since the embedded resistor allows custom-made resistance values needed in a capacitor. Available high ESR capacitors on the market may be made to specific resistance values with relatively limited choices, as their resistance is mainly due to changing the capacitor terminal resistance using specific high resistive materials.
- With an embedded resistor, specific resistance values may be obtained by designing different physical dimensions of a thin film embedded resistor. In addition, the embedded resistor may allow for reduction in the number of capacitors, thereby reducing material and manufacturing costs.
- The configuration of a portion of the
integrated circuit die 130 that is pertinent to thepower delivery network 10 is depicted inFIG. 3 in accordance with one embodiment of the present invention. Over a semiconductor substrate (not shown) may be one ormore interlayer dielectrics dielectrics level 1 orpower metallization line 12. Between thedielectrics ground metallization line 18. Finally, over the dielectric 28 may bemetal pads capacitor 24 may be accurately positioned to land on thepads - Coupling the
pad 14 b to thepower metallization line 12 is avia 16. In fact, a plurality ofparallel vias 16 may be utilized to reduce effective resistance by providing parallel paths. Thus, in one embodiment of the present invention, a plurality of thevias 16 may extend into the page, inFIG. 3 , all connected to thepad 14 b on one end and thepower metallization line 12 on the lower end. - Similarly, as depicted on the right side in
FIG. 3 , a doubled via 20 may be provided between thepad 14 a and theground metallization line 18. While a doubled via 20 is illustrated, more than two parallel paths may be provided, again to reduce impedance by virtue of the parallel nature of the paths. - Thus, comparing
FIGS. 2B and 3 , theground metallization line 18 is coupled, ultimately, to thepower supply 110 and thecapacitor 24, as well as theresistor 22. (Theresistor 22 is not shown inFIG. 3 ). - Referring to
FIG. 4 , which is a top plan view, theresistor 22 is hidden underneath a portion of thedielectric layer 28 and resist 15. Theresistor 22 is electrically coupled between theVss metallization pad 26 and the Vss pad 14 a. Thepad 14 a is also partially covered by the solder resist 15. An exposed portion of thepad 14 a is electrically coupled to the upper leg of the invertedU-shaped capacitor 24, while the exposed portion of thepad 14 b is electrically coupled to the lower leg of thecapacitor 24. Thepad 14 b may also be partially covered by resist 15. In the illustrated embodiment, thepad 26 couples to Vss, thepad 14 a is coupled to Vss, and thepad 14 b is coupled to Vcc, all as further illustrated inFIGS. 3 and 5 . - Next, referring to
FIG. 5 , thepad 26 and thepad 14 a are at least partially covered by the solder resist 15. Below the solder resist 15, adjacent thepads resistor 22. Effectively, theresistor 22 sits on and under the dielectric 28 a. Thepad 26 couples through doubled via 20 to thepower metallization line 18. The dielectric 28 a actually overlies the region between theresistor 22 and the solder resist 15. - Thus, an embedded
resistor 22 and a die side capacitor (DSC) 24 may be provided in an integrated fashion on thedie 130. The dimensions of aresistor 22 may be controllable to set a precise, desired resistance value in some embodiments. In some embodiments, a surface basedresistor 22 may be advantageous because it may be more easily fabricated. - Referring to
FIGS. 6 and 7 , in accordance with another embodiment of the present invention, theresistor 22 may be embedded deeper within the structure shown inFIG. 6 and, in particular, in association with thepower metallization line 12. - In particular, the
line 12 may have an opening formed therein during fabrication. That opening may then be filled with the material that forms theresistor 22, which is patterned and etched to fall within, and slightly beyond, the opening so as to slightly overlap theline 12. For example, theline 12 and theline 18 are typically formed of copper. Theresistor 22 may be formed of more resistive material, such as nickel. After theoverlying dielectrics metal island layer 88 that electrically connects to theresistor 22. Otherwise, the structure is the same as that described in connection with the first embodiment. - Referring to
FIG. 7 , theresistor 22 amounts to an island within theline 12 in one embodiment. A plurality ofparallel vias 16 may extend upwardly frommetal island 88 that is surrounded by theresistor 22 to thepad 14 b. - Thus, the current flow paths are determined by the length of the
resistor 22 in the vertical and horizontal directions. By adjusting those lengths, the extent of resistance can be carefully controlled. Since photolithography may be utilized to define these lengths and widths of theresistor 22, the characteristics of theresistor 22 may be very precisely determined in some embodiments. - In accordance with a third embodiment of the present invention, shown in
FIGS. 8 and 9 , the arrangement ofFIGS. 3-5 may be utilized. However, instead of only using asingle pad 26 and asingle resistor 22, a set of threesuch pads 26 andresistors 22 may be provided in such an embodiment. Thus, thepads 26 andresistors 22 may surround thepad 14 a. However, the nature of the connections thereto and the arrangement of thepads 26 is precisely the same as described previously with respect to the single pad embodiment ofFIGS. 3-5 . - In some cases, the provision of
multiple pads 26 and multipleparallel resistors 22 may reduce resistance, advantageously improving the performance of the interconnection network. - Finally, referring to
FIGS. 10A-10E , a variety of embodiments use aresistor 22, associated with theline 12. They differ in the arrangement of theresistor 22 and, particularly, its dimensions relative to its contact with themetal island 88 coupled to the overlyingvias 16. - More particularly, in the case of
FIG. 10A , the dimensions L1 from theisland 88 to the vertical and horizontal edges of theresistor 22 are equal lengths. Thus, the vertical length of theresistor 22, moving outwardly from theisland 88 and the horizontal length, both illustrated as L1, can be virtually the same. - Referring to
FIG. 10B , the length L1 and the horizontal length L2 are no longer equal. This length difference may be done by simply reshaping theresistor 22 during deposition and patterning. - Next, referring to
FIG. 10C , theresistor 22 is connected to theisland 88 on the left and right side of with the width of W1. On the top and bottom side of theisland 88 andresistor 22 is an area filled withdielectric 99. This is to ensure the current flows through theresistor 22 on the left and right side fromisland 88 tometal 12, not the top and bottom. -
FIG. 10D corresponds toFIG. 10C except that theresistor 22 does have a horizontal length L2 and width W2 that extends to the top and bottom of theisland 88, but only in the region aligned with the point of contact withisland 88. Thus, L1 may not equal L2 and W1 may not equal W2 in some embodiments of the present invention. - Finally, referring to
FIG. 10E , theresistor 22 only extends upwardly away from its point of contact with theisland 88. Thus, theresistor 22 has a dimension L1 and W1. - While
FIGS. 10A-10E provide a limited number of examples of theresistor 22 variations that may be provided, those skilled in the art will appreciate numerous other variations. It should be appreciated then that the resistance of theresistor 22 may be precisely controlled by providing any number of arrangements ofresistor 22 shape, size, and number. - In accordance with some embodiments of the present invention, the
resistor 22 may have a thickness of about 0.1 microns and a conductivity of 4.9×106 S/m. It may, for example, have a resistivity between 100 and 200 Ohms in some embodiments.Several capacitors 24 may be used having dimensions of 40×20 mils. In one embodiment, fourcapacitors 24 may be used, representing a reduction in the number of capacitors. Moreover, thecapacitors 24 may be die side capacitors (DSCs), as opposed to interdigitized capacitors (IDCs). The embedded resistor may be designed for other form factor two terminal capacitors and also IDC capacitors. - In some embodiments, providing the resistance within the substrate enables lower cost two terminal capacitors to replace interdigitized capacitors. This replacement may result in a cost reduction of up to 60% or more in some cases. In addition, the number of capacitors may be reduced in some embodiments.
- The objective of a
power delivery network 10 is generally to ensure maximum power transfer from the power regulator to the integrated circuit through the network path. This may be achieved by ensuring the lowest impedance (Z) of the power delivery network path since the power is equal to the square of the applied voltage over the impedance. The simplified resonance impedance (Z0) ofFIG. 2A is provided by Z0 being equal to the inductance divided by the product of the capacitance and the resistance. The capacitance can be represented by an on die decoupling capacitance, while the inductance and resistance represent the inductance and resistance of discrete decoupling capacitors, including package or motherboard capacitors. - The simplified resonance impedance Z0 can be lowered by increasing the on-die capacitance, increasing the resistance of the discrete decoupling capacitors or lowering or maintaining the inductance of the decoupling capacitors. In accordance with some embodiments of the present invention, the resistance of the
power delivery network 10 may be increased by embeddingresistors 22 in discrete capacitor routing, either on the surface of the substrate or in inner layers of the substrate, while maintaining low inductance. The embedded resistance may be controlled by designing it with specific dimensions in the length, width, and thickness dimensions. Generally, the resistance of the resistor needed for capacitor routing is from 100 mOhm to 1 Ohm. - References throughout this specification to “one embodiment” or “an embodiment” mean that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one implementation encompassed within the present invention. Thus, appearances of the phrase “one embodiment” or “in an embodiment” are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be instituted in other suitable forms other than the particular embodiment illustrated and all such forms may be encompassed within the claims of the present application.
- While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
Claims (30)
1. an integrated circuit comprising:
a decoupling capacitor; and
an embedded resistor electrically coupled to said decoupling capacitor.
2. The circuit of claim 1 including at least two metallization layers, said embedded resistor being positioned between the upper of said metallization layers.
3. The circuit of claim 1 including at least two metallization layers, said embedded resistor being associated with the lower of said metallization layers.
4. The circuit of claim 1 wherein said capacitor is U-shaped and includes a pair of downwardly extending legs and lands to electrically contact said legs.
5. The circuit of claim 4 including a pad spaced from one of said lands, said resistor being situated electrically between said pad and one of said lands.
6. The circuit of claim 5 wherein said resistor is coupled through said pad to a power supply metallization.
7. The circuit of claim 3 wherein one of said metallizations is a power supply metallization, said power supply metallization having an opening, said resistor being formed in said opening.
8. The circuit of claim 7 wherein said resistor is coupled to said capacitor, said capacitor being U-shaped and sitting on two spaced pads, one of said pads being coupled by a via to said power supply metallization.
9. The circuit of claim 8 including a plurality of vias extending from said resistor to a pad coupled to said capacitor.
10. The circuit of claim 1 including a plurality of parallel resistors formed as embedded thin film resistors.
11. A system comprising:
a printed circuit board;
a power supply coupled to said printed circuit board; and
an integrated circuit coupled to said printed circuit board, said integrated circuit including a decoupling capacitor and an embedded resistor electrically coupled to said decoupling capacitor.
12. The system of claim 11 , said integrated circuit including at least two metallization layers, said embedded resistor being positioned over the upper of said metallization layers.
13. The system of claim 11 , said integrated circuit including at least two metallization layers, said embedded resistor being associated with the lower of said metallization layers.
14. The system of claim 11 wherein said capacitor is U-shaped and includes a pair of downwardly extending legs and lands to electrically contact said legs.
15. The system of claim 14 including a pad spaced from one of said lands, said resistor being situated electrically between said pad and one of said lands.
16. The system of claim 15 wherein said resistor is coupled through said pad to a power supply metallization.
17. The system of claim 13 wherein one of said metallizations is a power supply metallization, said power supply metallization having an opening, said resistor situated in said opening.
18. The system of claim 17 wherein said resistor is coupled to said capacitor, said capacitor being U-shaped and sitting on two spaced pads, one of said pads being coupled by a via to said power supply metallization.
19. The system of claim 18 including a plurality of vias extending from said resistor to a pad coupled to said capacitor.
20. The system of claim 11 including a plurality of parallel resistors formed as embedded thin film resistors.
21. A method comprising:
forming a power delivery network including a decoupling capacitor and an embedded thin film resistor coupled to metallization layers of an integrated circuit.
22. The method of claim 21 including providing an upper and a lower metallization layer.
23. The method of claim 22 including forming said thin film resistor on said lower metallization layer.
24. The method of claim 22 including forming said thin film resistor on said upper metallization layer.
25. The method of claim 21 including forming an integrated capacitor in a U-shape, said capacitor having two free arms, coupling said free arms to metal pads and coupling said metal pads to said metallizations.
26. The method of claim 25 including forming a second pad spaced from one of said pads connected to said capacitor and forming said resistor between said spaced pads.
27. The method of claim 26 including forming a via from said second pad to a power supply or ground metallization.
28. The method of claim 25 including varying the size of said thin film resistor using photolithography.
29. The method of claim 21 including providing a plurality of parallel thin film embedded resistors.
30. The method of claim 28 including coupling said pads to metallizations using at least two parallel paths between each pad in each metallization.
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/168,175 US20060291174A1 (en) | 2005-06-28 | 2005-06-28 | Embedding thin film resistors in substrates in power delivery networks |
KR1020077030514A KR20080012381A (en) | 2005-06-28 | 2006-06-28 | Embedding thin film resistors in substrates in power delivery networks |
JP2008512623A JP4997646B2 (en) | 2005-06-28 | 2006-06-28 | Integrated circuit having embedded resistor that can be electrically coupled to decoupling capacitor and method of manufacturing the same |
PCT/US2006/026077 WO2007002948A1 (en) | 2005-06-28 | 2006-06-28 | Embedding thin film resistors in substrates in power delivery networks |
CN2006800230596A CN101208800B (en) | 2005-06-28 | 2006-06-28 | Integrated circuit using embedding resistors, system and method |
DE112006001179T DE112006001179B4 (en) | 2005-06-28 | 2006-06-28 | Device with embedded thin film resistors in substrates in power supply networks |
KR1020107019724A KR101182079B1 (en) | 2005-06-28 | 2006-06-28 | Embedding thin film resistors in substrates in power delivery networks |
TW095123374A TWI336520B (en) | 2005-06-28 | 2006-06-28 | Embedding thin film resistors in substrates in power delivery networks |
HK08113689.1A HK1124958A1 (en) | 2005-06-28 | 2008-12-17 | An integrated circuit, system and method of using embedded resistor |
US12/699,939 US8228680B2 (en) | 2005-06-28 | 2010-02-04 | Embedding thin film resistors in substrates in power delivery networks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/168,175 US20060291174A1 (en) | 2005-06-28 | 2005-06-28 | Embedding thin film resistors in substrates in power delivery networks |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/699,939 Continuation US8228680B2 (en) | 2005-06-28 | 2010-02-04 | Embedding thin film resistors in substrates in power delivery networks |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060291174A1 true US20060291174A1 (en) | 2006-12-28 |
Family
ID=37076128
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/168,175 Abandoned US20060291174A1 (en) | 2005-06-28 | 2005-06-28 | Embedding thin film resistors in substrates in power delivery networks |
US12/699,939 Expired - Fee Related US8228680B2 (en) | 2005-06-28 | 2010-02-04 | Embedding thin film resistors in substrates in power delivery networks |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/699,939 Expired - Fee Related US8228680B2 (en) | 2005-06-28 | 2010-02-04 | Embedding thin film resistors in substrates in power delivery networks |
Country Status (8)
Country | Link |
---|---|
US (2) | US20060291174A1 (en) |
JP (1) | JP4997646B2 (en) |
KR (2) | KR101182079B1 (en) |
CN (1) | CN101208800B (en) |
DE (1) | DE112006001179B4 (en) |
HK (1) | HK1124958A1 (en) |
TW (1) | TWI336520B (en) |
WO (1) | WO2007002948A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009022252A2 (en) * | 2007-08-13 | 2009-02-19 | Nxp B.V. | Bond pad arrangement of an integrated circuit |
US20100155886A1 (en) * | 2006-05-12 | 2010-06-24 | Samsung Electronics Co., Ltd. | Semiconductor device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8629733B2 (en) | 2010-08-20 | 2014-01-14 | Micron Technology, Inc. | Adaptive on die decoupling devices and methods |
US10355661B1 (en) * | 2018-08-28 | 2019-07-16 | Advanced Micro Devices, Inc. | Anti-resonance structure for dampening die package resonance |
US11848656B2 (en) | 2021-06-24 | 2023-12-19 | Ati Technologies Ulc | Anti-resonance structure for dampening die package resonance |
US20220415572A1 (en) * | 2021-06-25 | 2022-12-29 | Intel Corporation | Capacitor formed with coupled dies |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5708400A (en) * | 1996-10-30 | 1998-01-13 | Hewlett-Packard Company | AC coupled termination of a printed circuit board power plane in its characteristic impedance |
US6104258A (en) * | 1998-05-19 | 2000-08-15 | Sun Microsystems, Inc. | System and method for edge termination of parallel conductive planes in an electrical interconnecting apparatus |
US6552519B1 (en) * | 2001-11-20 | 2003-04-22 | Winbond Electronics Corporation | Variable impedance network for an integrated circuit |
US20030085447A1 (en) * | 1999-01-04 | 2003-05-08 | International Business Machines Corporation | Beol decoupling capacitor |
US20030197430A1 (en) * | 2002-04-09 | 2003-10-23 | Claude Gauthier | Chip/package resonance damping using controlled package series resistance |
US20040183171A1 (en) * | 2001-09-28 | 2004-09-23 | Breisch James E. | Multi-frequency power delivery system |
US6870436B2 (en) * | 2002-03-11 | 2005-03-22 | Hewlett-Packard Development Company, L.P. | Method and apparatus to attenuate power plane noise on a printed circuit board using high ESR capacitors |
US7239524B2 (en) * | 2001-10-12 | 2007-07-03 | Intel Corporation | Resistive element apparatus and method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0216340A (en) | 1988-06-30 | 1990-01-19 | Daihatsu Motor Co Ltd | Automobile with slip preventing device |
JPH0222925A (en) | 1988-07-12 | 1990-01-25 | Matsushita Electric Ind Co Ltd | Microwave voltage controlled oscillator |
JPH06291258A (en) * | 1993-04-07 | 1994-10-18 | Oki Electric Ind Co Ltd | Formation of thin-film resistor |
JPH10200051A (en) * | 1997-01-14 | 1998-07-31 | Canon Inc | Semiconductor integrated circuit |
JP3177971B2 (en) * | 1999-01-25 | 2001-06-18 | 日本電気株式会社 | Semiconductor device having resistance element |
JP4827299B2 (en) * | 2001-01-26 | 2011-11-30 | 富士通株式会社 | Capacitor and semiconductor device |
TW511440B (en) | 2001-06-01 | 2002-11-21 | Phoenix Prec Technology Corp | Manufacturing process of laminated multi-layer circuit board embedded with film-type resistors |
JP2004023033A (en) * | 2002-06-20 | 2004-01-22 | Renesas Technology Corp | Semiconductor device |
-
2005
- 2005-06-28 US US11/168,175 patent/US20060291174A1/en not_active Abandoned
-
2006
- 2006-06-28 JP JP2008512623A patent/JP4997646B2/en active Active
- 2006-06-28 WO PCT/US2006/026077 patent/WO2007002948A1/en active Application Filing
- 2006-06-28 KR KR1020107019724A patent/KR101182079B1/en active IP Right Grant
- 2006-06-28 CN CN2006800230596A patent/CN101208800B/en active Active
- 2006-06-28 TW TW095123374A patent/TWI336520B/en not_active IP Right Cessation
- 2006-06-28 KR KR1020077030514A patent/KR20080012381A/en not_active Application Discontinuation
- 2006-06-28 DE DE112006001179T patent/DE112006001179B4/en active Active
-
2008
- 2008-12-17 HK HK08113689.1A patent/HK1124958A1/en not_active IP Right Cessation
-
2010
- 2010-02-04 US US12/699,939 patent/US8228680B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5708400A (en) * | 1996-10-30 | 1998-01-13 | Hewlett-Packard Company | AC coupled termination of a printed circuit board power plane in its characteristic impedance |
US6104258A (en) * | 1998-05-19 | 2000-08-15 | Sun Microsystems, Inc. | System and method for edge termination of parallel conductive planes in an electrical interconnecting apparatus |
US20030085447A1 (en) * | 1999-01-04 | 2003-05-08 | International Business Machines Corporation | Beol decoupling capacitor |
US20040183171A1 (en) * | 2001-09-28 | 2004-09-23 | Breisch James E. | Multi-frequency power delivery system |
US7239524B2 (en) * | 2001-10-12 | 2007-07-03 | Intel Corporation | Resistive element apparatus and method |
US6552519B1 (en) * | 2001-11-20 | 2003-04-22 | Winbond Electronics Corporation | Variable impedance network for an integrated circuit |
US6870436B2 (en) * | 2002-03-11 | 2005-03-22 | Hewlett-Packard Development Company, L.P. | Method and apparatus to attenuate power plane noise on a printed circuit board using high ESR capacitors |
US20030197430A1 (en) * | 2002-04-09 | 2003-10-23 | Claude Gauthier | Chip/package resonance damping using controlled package series resistance |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100155886A1 (en) * | 2006-05-12 | 2010-06-24 | Samsung Electronics Co., Ltd. | Semiconductor device |
US8208338B2 (en) | 2006-05-12 | 2012-06-26 | Samsung Electronics Co., Ltd. | Semiconductor device |
WO2009022252A2 (en) * | 2007-08-13 | 2009-02-19 | Nxp B.V. | Bond pad arrangement of an integrated circuit |
WO2009022252A3 (en) * | 2007-08-13 | 2009-04-09 | Nxp Bv | Bond pad arrangement of an integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
CN101208800A (en) | 2008-06-25 |
DE112006001179T5 (en) | 2008-03-06 |
CN101208800B (en) | 2010-09-08 |
KR101182079B1 (en) | 2012-09-11 |
JP2008545256A (en) | 2008-12-11 |
HK1124958A1 (en) | 2009-07-24 |
TW200713567A (en) | 2007-04-01 |
US8228680B2 (en) | 2012-07-24 |
KR20100113158A (en) | 2010-10-20 |
DE112006001179B4 (en) | 2011-01-05 |
TWI336520B (en) | 2011-01-21 |
JP4997646B2 (en) | 2012-08-08 |
US20100134992A1 (en) | 2010-06-03 |
KR20080012381A (en) | 2008-02-11 |
WO2007002948A1 (en) | 2007-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8228680B2 (en) | Embedding thin film resistors in substrates in power delivery networks | |
US7079371B2 (en) | Capacitor device, electronic parts packaging structure, and method of manufacturing the capacitor device | |
US6724611B1 (en) | Multi-layer chip capacitor | |
US7986037B2 (en) | Low noise semiconductor device | |
US6411494B1 (en) | Distributed capacitor | |
US7239525B2 (en) | Circuit board structure with embedded selectable passive components and method for fabricating the same | |
US7309917B2 (en) | Multilayer board and a semiconductor device | |
JP4707330B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20030072368A (en) | Planar inductor with segmented conductive plane | |
JP2004522308A (en) | Low inductance grid array capacitors | |
KR100722243B1 (en) | Method for implementing resistance, capacitance and/or inductance in an integrated circuit | |
US6670692B1 (en) | Semiconductor chip with partially embedded decoupling capacitors | |
US20070029662A1 (en) | Semiconductor device having termination circuit line | |
KR100576561B1 (en) | Integrated circuit package with a capacitor | |
US6476695B1 (en) | High frequency module | |
US11424054B2 (en) | Thin-film resistors with flexible terminal placement for area saving | |
CN107210262A (en) | Semiconductor devices | |
KR100709782B1 (en) | High frequency semiconductor passive device and manufacturing method thereof | |
US7038904B2 (en) | Capacitor and method of producing same | |
DE102023103367A1 (en) | Integrated interposer for an RF application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MYAT, MYITZU SOE;CHANG, MOOI LING;LEE, EU SOON;AND OTHERS;REEL/FRAME:017988/0146;SIGNING DATES FROM 20050623 TO 20050625 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |