US20060278951A1 - Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same - Google Patents
Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same Download PDFInfo
- Publication number
- US20060278951A1 US20060278951A1 US11/416,736 US41673606A US2006278951A1 US 20060278951 A1 US20060278951 A1 US 20060278951A1 US 41673606 A US41673606 A US 41673606A US 2006278951 A1 US2006278951 A1 US 2006278951A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- region
- trench isolation
- field effect
- effect transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 61
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 230000005669 field effect Effects 0.000 title claims abstract description 23
- 150000004706 metal oxides Chemical class 0.000 title claims abstract description 7
- 229910044991 metal oxide Inorganic materials 0.000 title claims abstract description 6
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 238000000034 method Methods 0.000 claims abstract description 23
- 150000004767 nitrides Chemical class 0.000 claims description 14
- 238000005468 ion implantation Methods 0.000 claims description 9
- 239000000463 material Substances 0.000 claims description 6
- 239000011810 insulating material Substances 0.000 claims description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 3
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 112
- 238000007254 oxidation reaction Methods 0.000 description 10
- 230000003647 oxidation Effects 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000001698 laser desorption ionisation Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000012495 reaction gas Substances 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to a semiconductor device and a method of fabricating the same, and more particularly to a Metal Oxide Semiconductor (MOS) Field Effect Transistor having a trench isolation region and a method of fabricating the same.
- MOS Metal Oxide Semiconductor
- a low voltage transistor for logic operated at a low voltage and an LCD driving transistor operated at a high voltage should both be embodied together on the same semiconductor substrate.
- a high voltage transistor has a structure such as a Modified Lightly Doped Drain (MLDD) and a Field Lightly Doped Drain (FLDD), which includes a thick gate oxide layer.
- MLDD Modified Lightly Doped Drain
- FLDD Field Lightly Doped Drain
- a layer used for gap fill is not a thermal oxide layer but an undoped silicate glass (USG) layer or a Chemical Vapor Deposition (CVD) oxide layer such as a High Density Plasma (HDP)-CVD oxide layer.
- a nitride liner is typically used.
- FIG. 1 is a sectional view of a conventional high voltage MOS Field Effect Transistor having a trench isolation region.
- a P-type well 101 doped with a P-type impurity or an N-type well doped with an N-type impurity ion is formed on an upper surface of a semiconductor substrate 100 .
- a trench isolation region 107 with an STI structure filled with an insulating material is then formed in a predetermined portion of the well 101 .
- An active region 102 is defined by the trench isolation region 107 .
- a source region and a drain region (not shown) spaced apart from each other by a prescribed distance are formed within the active region 102 Additionally, a channel region is disposed between the source and the drain regions.
- a gate electrode 106 is formed on the channel region by interposing a gate insulating layer 105 .
- the gate insulating layer 105 is mainly composed of thermal oxide, in which a thinning phenomenon of an oxide layer disposed on an upper edge of the trench-etched STI structure occurs.
- the above-mentioned thinning phenomenon occurs due to the following: a compressive stress induced on a silicon substrate caused by (i) oxidation of the surface of the silicon substrate and a sidewall of the STI structure, (ii) a stress upon a gap fill layer with the STI structure, and (iii) an interruption of the migration of a oxidation reaction gas by a nitride liner formed within the STI structure when thermal oxidation is performed to form a gate oxide layer in the STI structure.
- the above-mentioned thinning phenomenon leads to what is known as an edge crowding which in turn results in an STI structure being formed structurally with a dent around a boundary between the device isolation region (or a field region) and an adjacent active region. Furthermore, as a result of the oxide layer being thinned due the above mentioned dent, the nitride liner disposed within the STI isolation region becomes a site for trapping charges to an upper portion of the nitride liner, thereby turning on the transistor via the oxide layer. In addition, the above-mentioned thinning phenomenon and dent results in the threshold voltage of the transistor being lowered by the leakage current on the boundary portion of the trench isolation region and the active region to cause malfunctioning of the semiconductor transistor.
- MOS Field Effect Transistor having a trench isolation region which prevents the occurrence of a leakage current on a boundary of the trench isolation region and an active region
- MOS Field Effect Transistor includes a trench isolation region disposed in a predetermined portion of a semiconductor substrate to define an active region, a source region and a drain region spaced apart from each other within the active region with a channel region disposed between the source region and the drain region, and a gate electrode which crosses over the channel region disposed between the source region and the drain region.
- the MOS Field Effect Transistor further includes a gate insulating layer disposed between the gate electrode and the channel region, and an edge insulating layer thicker than the gate insulating layer which is disposed on a lower surface of the gate electrode around a boundary of the trench isolation region and the active region.
- the edge insulating layer may comprise a plurality of layers, and an uppermost layer of the edge insulating layer and the gate insulating layer may be composed of an identical material.
- the edge insulating layer may have a triple-layered structure of a lower oxide layer/an intermediary insulating layer/an upper oxide layer.
- the intermediary insulating layer is composed of a material selected from a group consisting of nitride, aluminum oxide and tantalum oxide.
- the edge insulating layer is wider than the gate electrode on the boundary of the trench isolation region and the active region, and the trench isolation region may include a nitride liner.
- a method of fabricating a MOS Field Effect Transistor having a trench isolation region includes forming a trench isolation region in a predetermined portion of a semiconductor substrate to define an active region. After forming a first insulating layer pattern that covers at least a boundary of the trench isolation region and the active region and exposes a channel region of the transistor, a second insulating layer is formed on an at least substantially an entire surface of the semiconductor substrate where the first insulating layer pattern is formed. Then, a gate electrode is formed on at least substantially an entire surface of the semiconductor substrate where the second insulating layer and first insulating layer pattern have been formed and wherein the gate electrode crosses over the boundary of the trench isolation region and the active region.
- a source region and a drain region spaced apart from each other within the active region may be formed. Otherwise, after forming the gate electrode, a source region and a drain region spaced apart from each other within the active region are formed using the gate electrode as an ion implantation mask.
- an edge insulating layer underlying a gate electrode around a trench isolation region and an active region is thicker than a gate insulating layer disposed on an upper surface of a channel region. Therefore, a dent induced on a boundary of the trench isolation region and the active region is prevented to relieve an electric field that concentrates on the boundary, thereby inhibiting a leakage current. Furthermore, an edge gate insulating pattern and a central gate insulating layer are readily fabricated using deposition and etching that are generally employed in typical fabrication processes for semiconductor devices.
- FIG. 1 is a sectional view of a MOS Field Effect transistor having a trench isolation region fabricated using a conventional technique
- FIG. 2 is a layout of a MOS Field Effect transistor having a trench isolation region according to an exemplary embodiment of the present invention.
- FIGS. 3 through 7 are sectional views illustrating a method of fabricating the MOS Field Effect transistor having the trench isolation region according to an exemplary embodiment of the present invention.
- FIGS. 2 through 7 illustrate a structure of a MOS Field Effect transistor according to an exemplary embodiment of the present invention.
- FIG. 2 is a layout thereof
- FIG. 7 is a sectional view illustrating a high voltage (HV) region with a high voltage transistor, taken along a line A-A′ of FIG. 2 .
- a low voltage (LV) region formed with a low voltage transistor thereon may be formed in the identical substrate.
- a high voltage transistor for driving a Liquid Crystal Display (LCD) is formed in the HV region
- a low voltage transistor for logic may be formed in the LV region.
- the exemplary embodiments of the present invention is not limited to the afore-mentioned LDI structure, but may be applied to various types of semiconductor devices as long as a high voltage transistor is formed at least in the HV region.
- a trench-shaped isolation region 202 is disposed in a predetermined portion of a semiconductor substrate 201 composed of single-crystalline silicon.
- the trench isolation region 202 defines an active region 209 where a transistor is operated.
- a gate electrode 208 is disposed on an upper portion of the active region 209 , and extends by crossing over the trench isolation region 202 .
- a source region/a drain region 211 spaced apart from each other by a predetermined interval are formed within the active region 209 .
- a channel region is disposed between the source region and the drain region 211 , and the gate electrode 208 extends over the channel region.
- the source/drain regions 211 which are formed perpendicularly to a lengthwise direction of the gate electrode 208 form relatively low density regions, and a high density region 213 doped with an impurity ion with a density higher than that of the source/drain regions 211 is partially formed, thereby constituting a Double Diffused Drain (DDD) structure.
- the high density region 213 is formed where source/drain contacts 214 will be formed after forming an interlayer insulating layer and then forming contact holes by a subsequent process, thereby securing an ohmic contact.
- An edge insulating layer 207 in the form of a triple layer formed by stacking a first insulating layer 203 , a second insulating layer 204 , and a third insulating layer 205 is interposed between the gate electrode 208 and the boundary of the trench isolation region 202 and the active region 209 .
- a gate insulating layer with the single-layered structure e.g., the third insulating layer 205 , is formed between the active region 209 and the gate electrode 208 .
- the gate insulating layer 205 may have a thickness of about 150 to about 1000 angstroms ( ⁇ ), and the edge insulating layer 207 contacting the gate insulating layer may have a thickness of about 200 to about 10000 ⁇ .
- the edge insulating layer 207 with the triple-layered structure prevents the formation of a dent around the boundary of the trench isolation region 202 and the active region 209 . In turn, the thinning of the insulating layer is prevented to inhibit the leakage current generated on the boundary.
- FIG. 2 is the layout
- FIGS. 3 through 7 are sectional views illustrating the high voltage region, taken along the line A-A′ of FIG. 2 .
- the isolation region 202 with the Shallow Trench Isolation (STI) structure is formed on a predetermined portion of a semiconductor substrate 201 composed of, e.g., single-crystalline silicon.
- the trench-type isolation region 202 defines the active region 209 .
- a buffer oxide layer and an oxidation preventing layer are formed on the entire or substantially the entire surface of the semiconductor substrate 201 .
- the buffer oxide layer may be composed of thermal oxide
- the oxidation preventing layer may be composed of silicon nitride.
- a photoresist pattern is formed on the oxidation preventing layer. The photoresist pattern covers an upper surface of the active region 209 , and exposes a region that will be the trench isolation region 202 .
- the oxidation preventing layer and the buffer oxide layer are etched to form sequentially stacked a buffer oxide layer pattern and an oxidation preventing layer pattern.
- the stacked buffer oxide layer pattern and the oxidation preventing layer pattern cover the active region 209 , and expose a portion where the isolation region 202 will be formed.
- the trench isolation region 202 is formed.
- the trench isolation region 202 is formed using a gap-fill insulating material such as thermal oxide, nitride liner and oxide along an inner wall of the trench.
- an ion implantation mask such as a photoresist mask, a silicon oxide layer and a silicon nitride layer mask is formed on the entire or substantially the entire surface of the semiconductor substrate 201 using photolithography. Then, the source/drain regions 211 are formed in the active region 209 using ion implantation at a low density.
- the source/drain regions 211 are lightly doped diffusion layers, which are formed by implanting phosphorus with a density of about 2.0 ⁇ l 2 to about 5.0E15 at an energy of about 150 KeV to about 300 KeV.
- the light voltage region is covered with an ion implantation mask so as not to be doped with an ion.
- the source/drain regions 211 can be formed after the gate electrode 208 shown in FIG. 7 is patterned, and then used as an ion implantation mask.
- the first insulating layer 203 and the second insulating layer 204 are sequentially stacked on the entire or substantially the entire surface of the semiconductor substrate 201 .
- the first insulating layer 203 is composed of, e.g., oxide.
- the oxide layer is formed to have a thickness of about 50 to about 500 ⁇ , and preferably about 100 to about 200 ⁇ , using a chemical vapour deposition (CVD) process.
- the second insulating layer 204 is formed.
- the second insulating layer 204 is stacked using CVD to a thickness of about 50 to about 500 ⁇ , and preferably about 100 to about 200 ⁇ .
- the second insulating layer 204 may be composed of diverse kinds of insulating materials, e.g., a nitride group such as silicon nitride, or a metal oxide group such as alumina or tantalum.
- the first insulating layer 203 and the second insulating layer 204 are removed using photolithography, thereby exposing the semiconductor substrate 201 of the active region 209 including the channel region disposed between the source/drain regions 211 .
- the first insulating layer 203 and the second insulating layer 204 are left on the boundary of the trench isolation region 202 and the active region 209 .
- the first insulating layer 202 and the third insulating layer 204 in the source/drain regions 211 direction are wider than the gate electrode 208 on the boundary of the trench isolation region 202 and the active region 209 .
- the third insulating layer 205 is stacked on the entire or substantially the entire surface of the resultant structure.
- the third insulating layer 205 may be composed of, e.g., oxide.
- the oxide layer is stacked to a thickness of about 200 to about 2000 ⁇ , and preferably about 500 to about 700 ⁇ , using CVD.
- the third insulating layer 205 acts as a single-layered gate insulating layer on the lower surface of the gate electrode 208 , and partially constitutes the edge insulating layer 207 together with the first insulating layer 202 and the second insulating layer 203 on the boundary of the trench isolation region 202 and the active region 209 .
- the triple-layered structure comprising the oxide layer/the nitride layer/the oxide layer of the edge insulating layer 207 is equivalent to a structure of a layer acting as a dielectric film formed between upper and lower conductive material layers formed when forming a capacitor of a semiconductor device. Accordingly, when fabricating a semiconductor transistor that requires a capacitor, the dielectric film can be formed by the forming of the edge insulating layer without separately performing a process of forming a field transistor. Generally, a high voltage transistor and a capacitor are used together in chips for driving LCD panels, and the dielectric film with the foregoing triple structure of oxide/nitride/oxide applied to the capacitor is available in terms of simplifying the fabricating process. Such a capacitor may be formed on both the high voltage region and the low voltage region.
- the edge insulating layer 207 has the triple-layered structure of the first insulating layer 203 , the second insulating layer 204 , the third insulating layer 205 in this exemplary embodiment.
- the edge insulating layer 207 may alternatively have a double-layered structure by taking into consideration the etch selectivity between the insulating layers. For example, an oxide layer/an oxide layer structure may be applied.
- the triple-layered structure of the first insulating layer 203 , the second insulating layer 204 , and the third insulating layer 205 may be etched and patterned in accordance with a particular design.
- the triple-layered structure may be patterned before or after forming the gate electrode.
- the triple-layered structure may be patterned before forming the gate electrode 208 .
- the gate electrode 208 is formed. Furthermore, the third insulating layer 205 is etched or remains unchanged to form the gate insulating layer relatively thin in the light voltage region formed on a periphery of the semiconductor substrate 201 .
- the source/drain regions 211 may be formed after forming the gate electrode 208 , using the gate electrode 208 as an ion implantation mask as described above.
- the triple layer on the source/drain regions 211 within the high voltage transistor region is partially etched, and a high density impurity ion is doped to a portion on the source/drain regions 211 from which the triple-layered insulating layer is removed to form the high density region 213 .
- Source/drain contacts 214 are formed in the high density region 213 by a subsequent process, so that the high density region 213 is doped with the impurity ion with a density relatively higher than the density of the source/drain regions 211 .
- the gate electrode 208 may be composed of, e.g., polysilicon.
- a gate electrode for a low voltage transistor may be simultaneously formed in the low voltage region.
- a thick interlayer insulating layer composed of, e.g., oxide, is formed on the entire or substantially the entire surface of the semiconductor substrate 201 .
- contact holes for source/drain contacts are formed, and filled with a conductive material to form the source/drain contacts 214 .
- a thick edge insulating layer is formed on a boundary of a trench isolation region and an active region to prevent dents and thinning of an oxide layer on the boundary portion. Therefore, a leakage current generated due to concentration of an electric field on the boundary portion is prevented.
Abstract
A leakage current occurring on a boundary of a trench isolation region and an active region can be prevented in a Metal Oxide Semiconductor (MOS) Field Effect transistor, and a fabricating method thereof is provided. The transistor includes the trench isolation region disposed in a predetermined portion of a semiconductor substrate to define the active region. A source region and a drain region are spaced apart from each other within the active region with a channel region disposed between the source region and the drain region. A gate electrode crosses over the channel region between the source region and the drain region, and a gate insulating layer is disposed between the gate electrode and the channel region. An edge insulating layer thicker than the gate insulating layer is disposed on a lower surface of the gate electrode around the boundary of the trench isolation region and the active region.
Description
- This application claims the benefit of Korean Patent Application No. 10-2005-0049251, filed on Jun. 9, 2005, in the Korean Intellectual Property Office, the disclosure of which is hereby incorporated by reference herein in its entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly to a Metal Oxide Semiconductor (MOS) Field Effect Transistor having a trench isolation region and a method of fabricating the same.
- 2. Description of the Related Art
- When fabricating electric power devices such as Liquid Crystal Display (LCD) Driver ICs (“referred to as LDIs”) in semiconductor integrated circuit devices, a low voltage transistor for logic operated at a low voltage and an LCD driving transistor operated at a high voltage should both be embodied together on the same semiconductor substrate. Generally, a high voltage transistor has a structure such as a Modified Lightly Doped Drain (MLDD) and a Field Lightly Doped Drain (FLDD), which includes a thick gate oxide layer. As the increased density of a semiconductor integrated circuit reduces linewidth, trench isolation techniques are thus generally applied to a device isolation region when forming the above electric power devices. For example, in a Shallow Trench Isolation (STI) structure formed using a trench technique, a layer used for gap fill is not a thermal oxide layer but an undoped silicate glass (USG) layer or a Chemical Vapor Deposition (CVD) oxide layer such as a High Density Plasma (HDP)-CVD oxide layer. In addition, in the above described trench isolation process, a nitride liner is typically used.
-
FIG. 1 is a sectional view of a conventional high voltage MOS Field Effect Transistor having a trench isolation region. - Referring to
FIG. 1 , a P-type well 101 doped with a P-type impurity or an N-type well doped with an N-type impurity ion is formed on an upper surface of asemiconductor substrate 100. Atrench isolation region 107 with an STI structure filled with an insulating material is then formed in a predetermined portion of thewell 101. Anactive region 102 is defined by thetrench isolation region 107. A source region and a drain region (not shown) spaced apart from each other by a prescribed distance are formed within theactive region 102 Additionally, a channel region is disposed between the source and the drain regions. Agate electrode 106 is formed on the channel region by interposing agate insulating layer 105. - The
gate insulating layer 105 is mainly composed of thermal oxide, in which a thinning phenomenon of an oxide layer disposed on an upper edge of the trench-etched STI structure occurs. In particular, the above-mentioned thinning phenomenon occurs due to the following: a compressive stress induced on a silicon substrate caused by (i) oxidation of the surface of the silicon substrate and a sidewall of the STI structure, (ii) a stress upon a gap fill layer with the STI structure, and (iii) an interruption of the migration of a oxidation reaction gas by a nitride liner formed within the STI structure when thermal oxidation is performed to form a gate oxide layer in the STI structure. - Moreover, the above-mentioned thinning phenomenon leads to what is known as an edge crowding which in turn results in an STI structure being formed structurally with a dent around a boundary between the device isolation region (or a field region) and an adjacent active region. Furthermore, as a result of the oxide layer being thinned due the above mentioned dent, the nitride liner disposed within the STI isolation region becomes a site for trapping charges to an upper portion of the nitride liner, thereby turning on the transistor via the oxide layer. In addition, the above-mentioned thinning phenomenon and dent results in the threshold voltage of the transistor being lowered by the leakage current on the boundary portion of the trench isolation region and the active region to cause malfunctioning of the semiconductor transistor.
- Thus, there is a need for a MOS Field Effect Transistor having a trench isolation region which prevents the occurrence of a leakage current on a boundary of the trench isolation region and an active region,
- According to an exemplary embodiment of the present invention, a Metal Oxide Semiconductor (MOS) Field Effect Transistor is provided. The MOS Field Effect Transistor includes a trench isolation region disposed in a predetermined portion of a semiconductor substrate to define an active region, a source region and a drain region spaced apart from each other within the active region with a channel region disposed between the source region and the drain region, and a gate electrode which crosses over the channel region disposed between the source region and the drain region. The MOS Field Effect Transistor further includes a gate insulating layer disposed between the gate electrode and the channel region, and an edge insulating layer thicker than the gate insulating layer which is disposed on a lower surface of the gate electrode around a boundary of the trench isolation region and the active region.
- The edge insulating layer may comprise a plurality of layers, and an uppermost layer of the edge insulating layer and the gate insulating layer may be composed of an identical material. The edge insulating layer may have a triple-layered structure of a lower oxide layer/an intermediary insulating layer/an upper oxide layer. In this case, the intermediary insulating layer is composed of a material selected from a group consisting of nitride, aluminum oxide and tantalum oxide. Furthermore, the edge insulating layer is wider than the gate electrode on the boundary of the trench isolation region and the active region, and the trench isolation region may include a nitride liner.
- According to another exemplary embodiment of the present invention, a method of fabricating a MOS Field Effect Transistor having a trench isolation region is provided. The method includes forming a trench isolation region in a predetermined portion of a semiconductor substrate to define an active region. After forming a first insulating layer pattern that covers at least a boundary of the trench isolation region and the active region and exposes a channel region of the transistor, a second insulating layer is formed on an at least substantially an entire surface of the semiconductor substrate where the first insulating layer pattern is formed. Then, a gate electrode is formed on at least substantially an entire surface of the semiconductor substrate where the second insulating layer and first insulating layer pattern have been formed and wherein the gate electrode crosses over the boundary of the trench isolation region and the active region.
- Moreover, after forming the trench isolation region, a source region and a drain region spaced apart from each other within the active region may be formed. Otherwise, after forming the gate electrode, a source region and a drain region spaced apart from each other within the active region are formed using the gate electrode as an ion implantation mask.
- According to the exemplary embodiments of the present invention, when applying the STI, an edge insulating layer underlying a gate electrode around a trench isolation region and an active region is thicker than a gate insulating layer disposed on an upper surface of a channel region. Therefore, a dent induced on a boundary of the trench isolation region and the active region is prevented to relieve an electric field that concentrates on the boundary, thereby inhibiting a leakage current. Furthermore, an edge gate insulating pattern and a central gate insulating layer are readily fabricated using deposition and etching that are generally employed in typical fabrication processes for semiconductor devices.
-
FIG. 1 is a sectional view of a MOS Field Effect transistor having a trench isolation region fabricated using a conventional technique; -
FIG. 2 is a layout of a MOS Field Effect transistor having a trench isolation region according to an exemplary embodiment of the present invention; and -
FIGS. 3 through 7 are sectional views illustrating a method of fabricating the MOS Field Effect transistor having the trench isolation region according to an exemplary embodiment of the present invention. - The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown.
-
FIGS. 2 through 7 illustrate a structure of a MOS Field Effect transistor according to an exemplary embodiment of the present invention.FIG. 2 is a layout thereof, andFIG. 7 is a sectional view illustrating a high voltage (HV) region with a high voltage transistor, taken along a line A-A′ ofFIG. 2 . In certain cases, a low voltage (LV) region formed with a low voltage transistor thereon may be formed in the identical substrate. For example, in an LDI product, a high voltage transistor for driving a Liquid Crystal Display (LCD) is formed in the HV region, and a low voltage transistor for logic may be formed in the LV region. The exemplary embodiments of the present invention is not limited to the afore-mentioned LDI structure, but may be applied to various types of semiconductor devices as long as a high voltage transistor is formed at least in the HV region. - Referring to
FIGS. 2 and 7 , in the HV region, a trench-shaped isolation region 202 is disposed in a predetermined portion of asemiconductor substrate 201 composed of single-crystalline silicon. Thetrench isolation region 202 defines anactive region 209 where a transistor is operated. Agate electrode 208 is disposed on an upper portion of theactive region 209, and extends by crossing over thetrench isolation region 202. In addition, a source region/adrain region 211 spaced apart from each other by a predetermined interval are formed within theactive region 209. A channel region is disposed between the source region and thedrain region 211, and thegate electrode 208 extends over the channel region. - The source/
drain regions 211 which are formed perpendicularly to a lengthwise direction of thegate electrode 208 form relatively low density regions, and ahigh density region 213 doped with an impurity ion with a density higher than that of the source/drain regions 211 is partially formed, thereby constituting a Double Diffused Drain (DDD) structure. In this exemplary embodiment, thehigh density region 213 is formed where source/drain contacts 214 will be formed after forming an interlayer insulating layer and then forming contact holes by a subsequent process, thereby securing an ohmic contact. - An
edge insulating layer 207 in the form of a triple layer formed by stacking a firstinsulating layer 203, a secondinsulating layer 204, and a thirdinsulating layer 205 is interposed between thegate electrode 208 and the boundary of thetrench isolation region 202 and theactive region 209. A gate insulating layer with the single-layered structure, e.g., the thirdinsulating layer 205, is formed between theactive region 209 and thegate electrode 208. Thegate insulating layer 205 may have a thickness of about 150 to about 1000 angstroms (Å), and theedge insulating layer 207 contacting the gate insulating layer may have a thickness of about 200 to about 10000 Å. - The
edge insulating layer 207 with the triple-layered structure prevents the formation of a dent around the boundary of thetrench isolation region 202 and theactive region 209. In turn, the thinning of the insulating layer is prevented to inhibit the leakage current generated on the boundary. - Referring to
FIG. 2 andFIGS. 3 through 7 , a method of fabricating the MOS Field Effect transistor according to an exemplary embodiment of the present invention will be described.FIG. 2 is the layout, andFIGS. 3 through 7 are sectional views illustrating the high voltage region, taken along the line A-A′ ofFIG. 2 . - Referring to
FIG. 3 , theisolation region 202 with the Shallow Trench Isolation (STI) structure is formed on a predetermined portion of asemiconductor substrate 201 composed of, e.g., single-crystalline silicon. The trench-type isolation region 202 defines theactive region 209. According to the STI applied to form theisolation region 202, a buffer oxide layer and an oxidation preventing layer are formed on the entire or substantially the entire surface of thesemiconductor substrate 201. In this case, the buffer oxide layer may be composed of thermal oxide, and the oxidation preventing layer may be composed of silicon nitride. Then, a photoresist pattern is formed on the oxidation preventing layer. The photoresist pattern covers an upper surface of theactive region 209, and exposes a region that will be thetrench isolation region 202. - Subsequently, using the photoresist pattern or the oxidation preventing layer as an etch mask, at least the oxidation preventing layer and the buffer oxide layer are etched to form sequentially stacked a buffer oxide layer pattern and an oxidation preventing layer pattern. The stacked buffer oxide layer pattern and the oxidation preventing layer pattern cover the
active region 209, and expose a portion where theisolation region 202 will be formed. After etching the exposedsemiconductor substrate 201 in the portion of the device isolation region to form a trench, thetrench isolation region 202 is formed. Thetrench isolation region 202 is formed using a gap-fill insulating material such as thermal oxide, nitride liner and oxide along an inner wall of the trench. - Referring to
FIGS. 2 and 4 , an ion implantation mask such as a photoresist mask, a silicon oxide layer and a silicon nitride layer mask is formed on the entire or substantially the entire surface of thesemiconductor substrate 201 using photolithography. Then, the source/drain regions 211 are formed in theactive region 209 using ion implantation at a low density. The source/drain regions 211 are lightly doped diffusion layers, which are formed by implanting phosphorus with a density of about 2.0 μl 2 to about 5.0E15 at an energy of about 150 KeV to about 300 KeV. The light voltage region is covered with an ion implantation mask so as not to be doped with an ion. - The source/
drain regions 211 can be formed after thegate electrode 208 shown inFIG. 7 is patterned, and then used as an ion implantation mask. - After removing the ion implantation mask, the first insulating
layer 203 and the second insulatinglayer 204 are sequentially stacked on the entire or substantially the entire surface of thesemiconductor substrate 201. The first insulatinglayer 203 is composed of, e.g., oxide. The oxide layer is formed to have a thickness of about 50 to about 500 Å, and preferably about 100 to about 200 Å, using a chemical vapour deposition (CVD) process. Then, the second insulatinglayer 204 is formed. The secondinsulating layer 204 is stacked using CVD to a thickness of about 50 to about 500 Å, and preferably about 100 to about 200 Å. The secondinsulating layer 204 may be composed of diverse kinds of insulating materials, e.g., a nitride group such as silicon nitride, or a metal oxide group such as alumina or tantalum. - Referring to
FIG. 5 , the first insulatinglayer 203 and the second insulatinglayer 204 are removed using photolithography, thereby exposing thesemiconductor substrate 201 of theactive region 209 including the channel region disposed between the source/drain regions 211. In this case, the first insulatinglayer 203 and the second insulatinglayer 204 are left on the boundary of thetrench isolation region 202 and theactive region 209. As illustrated in the plan view ofFIG. 2 , the first insulatinglayer 202 and the third insulatinglayer 204 in the source/drain regions 211 direction are wider than thegate electrode 208 on the boundary of thetrench isolation region 202 and theactive region 209. - Thereafter, the third insulating
layer 205 is stacked on the entire or substantially the entire surface of the resultant structure. The thirdinsulating layer 205 may be composed of, e.g., oxide. The oxide layer is stacked to a thickness of about 200 to about 2000 Å, and preferably about 500 to about 700 Å, using CVD. The thirdinsulating layer 205 acts as a single-layered gate insulating layer on the lower surface of thegate electrode 208, and partially constitutes theedge insulating layer 207 together with the first insulatinglayer 202 and the second insulatinglayer 203 on the boundary of thetrench isolation region 202 and theactive region 209. - The triple-layered structure comprising the oxide layer/the nitride layer/the oxide layer of the
edge insulating layer 207 is equivalent to a structure of a layer acting as a dielectric film formed between upper and lower conductive material layers formed when forming a capacitor of a semiconductor device. Accordingly, when fabricating a semiconductor transistor that requires a capacitor, the dielectric film can be formed by the forming of the edge insulating layer without separately performing a process of forming a field transistor. Generally, a high voltage transistor and a capacitor are used together in chips for driving LCD panels, and the dielectric film with the foregoing triple structure of oxide/nitride/oxide applied to the capacitor is available in terms of simplifying the fabricating process. Such a capacitor may be formed on both the high voltage region and the low voltage region. - On the other hand, the
edge insulating layer 207 has the triple-layered structure of the first insulatinglayer 203, the second insulatinglayer 204, the third insulatinglayer 205 in this exemplary embodiment. However, theedge insulating layer 207 may alternatively have a double-layered structure by taking into consideration the etch selectivity between the insulating layers. For example, an oxide layer/an oxide layer structure may be applied. - Referring to
FIG. 6 , the triple-layered structure of the first insulatinglayer 203, the second insulatinglayer 204, and the third insulatinglayer 205 may be etched and patterned in accordance with a particular design. The triple-layered structure may be patterned before or after forming the gate electrode. In this exemplary embodiment, because only a predetermined portion of the boundary of thetrench isolation region 202 and theactive region 209 is the triple-layered insulating layer as shown inFIG. 2 , the triple-layered structure may be patterned before forming thegate electrode 208. - Referring to
FIG. 7 , after covering a conductive material on the patterned insulating layer with the triple-layered structure, thegate electrode 208 is formed. Furthermore, the third insulatinglayer 205 is etched or remains unchanged to form the gate insulating layer relatively thin in the light voltage region formed on a periphery of thesemiconductor substrate 201. When source/drain regions have not already been formed in the preceding process, the source/drain regions 211 may be formed after forming thegate electrode 208, using thegate electrode 208 as an ion implantation mask as described above. When patterning the triple-layered insulating layer, the triple layer on the source/drain regions 211 within the high voltage transistor region is partially etched, and a high density impurity ion is doped to a portion on the source/drain regions 211 from which the triple-layered insulating layer is removed to form thehigh density region 213. Source/drain contacts 214 are formed in thehigh density region 213 by a subsequent process, so that thehigh density region 213 is doped with the impurity ion with a density relatively higher than the density of the source/drain regions 211. - Then, the
gate electrode 208 may be composed of, e.g., polysilicon. When forming thegate electrode 208 in the high voltage region, a gate electrode for a low voltage transistor may be simultaneously formed in the low voltage region. Subsequently, a thick interlayer insulating layer composed of, e.g., oxide, is formed on the entire or substantially the entire surface of thesemiconductor substrate 201. Then, contact holes for source/drain contacts are formed, and filled with a conductive material to form the source/drain contacts 214. - According to the exemplary embodiments of the present invention, a thick edge insulating layer is formed on a boundary of a trench isolation region and an active region to prevent dents and thinning of an oxide layer on the boundary portion. Therefore, a leakage current generated due to concentration of an electric field on the boundary portion is prevented.
- While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the appended claims.
Claims (20)
1. A Metal Oxide Semiconductor (MOS) Field Effect Transistor having a trench isolation region comprising:
a semiconductor substrate;
the trench isolation region disposed in a predetermined portion of the semiconductor substrate to define an active region;
a source region and a drain region spaced apart from each other within the active region with a channel region disposed between said source region and said drain region;
a gate electrode crossing over the channel region disposed between the source region and the drain region;
a gate insulating layer disposed between the gate electrode and the channel region; and
an edge insulating layer thicker than the gate insulating layer and disposed on a lower surface of the gate electrode around a boundary of the trench isolation region and the active region.
2. The MOS Field Effect Transistor of claim 1 , wherein the edge insulating layer comprises a plurality of layers.
3. The MOS Field Effect Transistor of claim 2 , wherein an uppermost layer of the edge insulating layer and the gate insulating layer are each composed of an identical material.
4. The MOS Field Effect Transistor of claim 2 , wherein the edge insulating layer comprises a lower oxide layer, an intermediary insulating, layer and an upper oxide layer.
5. The MOS Field Effect Transistor of claim 4 , wherein the intermediary insulating layer is composed of a material selected from a group consisting of nitride, aluminum oxide and tantalum oxide.
6. The MOS Field Effect Transistor of claim 1 , wherein the edge insulating layer is wider than the gate electrode on the boundary of the trench isolation region and the active region.
7. The MOS Field Effect Transistor of claim 1 , wherein the trench isolation region comprises a nitride liner.
8. The MOS Field Effect Transistor of claim 1 , wherein a thickness of the gate insulating layer is about 150 to about 2000 Å, and a thickness of the edge insulating layer is about 200 to about 10000 Å.
9. A method of fabricating a Metal Oxide Semiconductor (MOS) Field Effect Transistor having a trench isolation region comprising:
forming the trench isolation region in a predetermined portion of a semiconductor substrate to define an active region;
forming a first insulating layer pattern that covers at least a boundary of the trench isolation region and the active region and exposes a channel region of the transistor;
forming a second insulating layer on at least substantially an entire surface of the semiconductor substrate where the first insulating layer pattern is formed; and
forming a gate electrode on at least substantially an entire surface of the semiconductor substrate where the second insulating layer and first insulating layer pattern have been formed and wherein the gate electrode crosses over the boundary of the trench isolation region and the active region.
10. The method of claim 9 , wherein the portion stacked with the first insulating layer and the second insulating layer is thicker than the second insulating layer.
11. The method of claim 9 , wherein the first insulating layer pattern comprises a plurality of layers
12. The method of claim 11 , wherein an uppermost layer of the first insulating layer pattern and the second insulating layer are each composed of an identical material.
13. The method of claim 11 , wherein the first insulating layer pattern comprises a lower oxide layer and an intermediary insulating layer.
14. The method of claim 13 , wherein the intermediary insulating layer is composed of a material selected from a group consisting of nitride, aluminum oxide and tantalum oxide.
15. The method of claim 9 , further comprising: after forming the trench isolation region, forming a source region and a drain region spaced apart from each other within the active region.
16. The method of claim 9 , further comprising: after forming the gate electrode, forming a source region and a drain region spaced apart from each other within the active region.
17. The method of claim 9 , wherein the trench isolation region is formed using a gap-fill insulating material selected from the group consisting of an oxide and a nitride liner.
18. The method of claim 15 , wherein the source region and the drain region are formed in the active region using ion implantation at a low density.
19. The method of claim 16 , wherein the source region and the drain region are formed in the active region using ion implantation at a low density.
20. The method of claim 9 , wherein the first insulating layer pattern and the second insulating layer each have a thickness of about 50 to about 500 Å.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/498,652 US8416599B2 (en) | 2005-06-09 | 2009-07-07 | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050049251A KR100699843B1 (en) | 2005-06-09 | 2005-06-09 | MOS Field Effect Transistor Having Trench Isolation Region and Method of Fabricating the same |
KR2005-0049251 | 2005-06-09 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/498,652 Continuation US8416599B2 (en) | 2005-06-09 | 2009-07-07 | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060278951A1 true US20060278951A1 (en) | 2006-12-14 |
Family
ID=37510223
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/416,736 Abandoned US20060278951A1 (en) | 2005-06-09 | 2006-05-03 | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same |
US12/498,652 Active 2028-11-04 US8416599B2 (en) | 2005-06-09 | 2009-07-07 | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/498,652 Active 2028-11-04 US8416599B2 (en) | 2005-06-09 | 2009-07-07 | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US20060278951A1 (en) |
JP (1) | JP2006344943A (en) |
KR (1) | KR100699843B1 (en) |
CN (1) | CN1877858B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090185423A1 (en) * | 2007-12-10 | 2009-07-23 | Makoto Iwai | Semiconductor memory device |
US20140217544A1 (en) * | 2013-02-07 | 2014-08-07 | Globalfoundries Inc. | Methods of forming a transistor device on a bulk substrate and the resulting device |
EP3874539A4 (en) * | 2018-12-11 | 2022-08-03 | Micron Technology, Inc. | Semiconductor structures, semiconductor devices, and related methods |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5298432B2 (en) * | 2007-01-31 | 2013-09-25 | 富士電機株式会社 | Semiconductor device and manufacturing method thereof |
US8174071B2 (en) * | 2008-05-02 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage LDMOS transistor |
US8237233B2 (en) * | 2008-08-19 | 2012-08-07 | International Business Machines Corporation | Field effect transistor having a gate structure with a first section above a center portion of the channel region and having a first effective work function and second sections above edges of the channel region and having a second effective work function |
KR101543330B1 (en) | 2009-08-05 | 2015-08-11 | 삼성전자주식회사 | Method for fabricating semiconductor device |
CN102916038B (en) * | 2011-08-04 | 2015-12-16 | 北大方正集团有限公司 | A kind of field-effect transistor and manufacture method thereof |
KR20130081505A (en) * | 2012-01-09 | 2013-07-17 | 삼성전자주식회사 | Semiconductor device, semiconductor system and fabricating method of the semiconductor device |
KR102552949B1 (en) * | 2016-09-02 | 2023-07-06 | 삼성전자주식회사 | Semiconductor device |
CN112071758A (en) * | 2019-06-11 | 2020-12-11 | 芯恩(青岛)集成电路有限公司 | Embedded three-dimensional metal-oxide field effect transistor and preparation method thereof |
CN110707090B (en) * | 2019-09-30 | 2022-09-20 | 长江存储科技有限责任公司 | Bit line driver |
CN112151616B (en) * | 2020-08-20 | 2022-12-16 | 中国科学院微电子研究所 | Stacked MOS device and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020197823A1 (en) * | 2001-05-18 | 2002-12-26 | Yoo Jae-Yoon | Isolation method for semiconductor device |
US6627928B2 (en) * | 2000-03-29 | 2003-09-30 | Stmicroelectronics S.R.L. | Method of manufacturing an integrated circuit, for integrating an electrically programmable, non-volatile memory and high-performance logic circuitry in the same semiconductor chip |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3397817B2 (en) * | 1992-12-11 | 2003-04-21 | シチズン時計株式会社 | Manufacturing method of semiconductor nonvolatile memory element |
KR960006004A (en) * | 1994-07-25 | 1996-02-23 | 김주용 | Semiconductor device and manufacturing method |
JP3050301B2 (en) * | 1997-11-21 | 2000-06-12 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
KR100298874B1 (en) * | 1997-12-16 | 2001-11-22 | 김영환 | Method for forming transistor |
US6097069A (en) * | 1998-06-22 | 2000-08-01 | International Business Machines Corporation | Method and structure for increasing the threshold voltage of a corner device |
US6171910B1 (en) * | 1999-07-21 | 2001-01-09 | Motorola Inc. | Method for forming a semiconductor device |
KR100338767B1 (en) * | 1999-10-12 | 2002-05-30 | 윤종용 | Trench Isolation structure and semiconductor device having the same, trench isolation method |
JP2002222942A (en) * | 2001-01-25 | 2002-08-09 | Nec Corp | Semiconductor device and manufacturing method therefor |
KR20020073984A (en) * | 2001-03-19 | 2002-09-28 | 삼성전자 주식회사 | Method of forming a gate electrode and gate electrode structure by the same method |
JP2003133549A (en) | 2001-10-29 | 2003-05-09 | Nec Corp | Mosfet and manufacturing method therefor |
CN1479350A (en) * | 2002-08-27 | 2004-03-03 | 上海宏力半导体制造有限公司 | Method of forming different thickness bigrid insulating layer |
KR100553683B1 (en) * | 2003-05-02 | 2006-02-24 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
KR20050010152A (en) * | 2003-07-18 | 2005-01-27 | 주식회사 하이닉스반도체 | Low voltage transistor in semiconductor device and method of manufacturing the same |
-
2005
- 2005-06-09 KR KR1020050049251A patent/KR100699843B1/en active IP Right Grant
-
2006
- 2006-05-03 US US11/416,736 patent/US20060278951A1/en not_active Abandoned
- 2006-05-23 JP JP2006143089A patent/JP2006344943A/en active Pending
- 2006-05-30 CN CN2006100842908A patent/CN1877858B/en active Active
-
2009
- 2009-07-07 US US12/498,652 patent/US8416599B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6627928B2 (en) * | 2000-03-29 | 2003-09-30 | Stmicroelectronics S.R.L. | Method of manufacturing an integrated circuit, for integrating an electrically programmable, non-volatile memory and high-performance logic circuitry in the same semiconductor chip |
US20020197823A1 (en) * | 2001-05-18 | 2002-12-26 | Yoo Jae-Yoon | Isolation method for semiconductor device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090185423A1 (en) * | 2007-12-10 | 2009-07-23 | Makoto Iwai | Semiconductor memory device |
US7859901B2 (en) | 2007-12-10 | 2010-12-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20110063911A1 (en) * | 2007-12-10 | 2011-03-17 | Makoto Iwai | Semiconductor memory device |
US8036038B2 (en) | 2007-12-10 | 2011-10-11 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20140217544A1 (en) * | 2013-02-07 | 2014-08-07 | Globalfoundries Inc. | Methods of forming a transistor device on a bulk substrate and the resulting device |
US8921188B2 (en) * | 2013-02-07 | 2014-12-30 | Globalfoundries Inc. | Methods of forming a transistor device on a bulk substrate and the resulting device |
EP3874539A4 (en) * | 2018-12-11 | 2022-08-03 | Micron Technology, Inc. | Semiconductor structures, semiconductor devices, and related methods |
US11799038B2 (en) | 2018-12-11 | 2023-10-24 | Lodestar Licensing Group Llc | Apparatuses including capacitors including multiple dielectric materials, and related methods |
Also Published As
Publication number | Publication date |
---|---|
CN1877858A (en) | 2006-12-13 |
CN1877858B (en) | 2010-09-29 |
US8416599B2 (en) | 2013-04-09 |
JP2006344943A (en) | 2006-12-21 |
KR100699843B1 (en) | 2007-03-27 |
KR20060130917A (en) | 2006-12-20 |
US20090269898A1 (en) | 2009-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8416599B2 (en) | Metal oxide semiconductor (MOS) field effect transistor having trench isolation region and method of fabricating the same | |
US20060278920A1 (en) | Metal oxide semiconductor field-effect transistor (MOSFET) and method of fabricating the same | |
US7652331B2 (en) | Semiconductor device and method for fabricating the same | |
JP2001250864A (en) | Method of forming contact hole of semiconductor device | |
WO2011111133A1 (en) | Semiconductor apparatus and manufacturing method of the same | |
US20080079092A1 (en) | Semiconductor device and method of manufacturing the same | |
US6958520B2 (en) | Semiconductor apparatus which comprises at least two kinds of semiconductor devices operable by voltages of different values | |
US20070096261A1 (en) | Semiconductor device and manufacturing method thereof | |
US20050255641A1 (en) | Semiconductor device and method of manufacturing the same | |
KR100387721B1 (en) | Manufacturing method of semiconductor device | |
US7432163B2 (en) | Method of manufacturing semiconductor device that includes forming adjacent field regions with a separating region therebetween | |
JPH11135779A (en) | Semiconductor device and manufacture thereof | |
KR101035578B1 (en) | Method for manufacturing semiconductor device | |
KR20060134500A (en) | Isolation layer and method of manufacturing using the same, apparatus for a semiconductor device having the isolation layer and method of manufacturing using the same | |
US6977134B2 (en) | Manufacturing method of a MOSFET gate | |
US20030060016A1 (en) | Method for fabricating semiconductor device | |
US7655524B2 (en) | Method for manufacturing isolation layer having barrier layer formed thereon | |
KR0126641B1 (en) | Manufacturing method of semiconductor device | |
KR20000039307A (en) | Method for forming contact of semiconductor device | |
JPH11274486A (en) | Semiconductor device and its manufacturing method | |
KR940010519B1 (en) | Manufacturing method of semiconductor device | |
US20040012069A1 (en) | Semiconductor device and manufacturing method for the same | |
JP2000012837A (en) | Semiconductor device and manufacture thereof | |
JP2001358336A (en) | Semiconductor device and its manufacturing method | |
KR20000027791A (en) | Method for forming isolation layer of semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS, CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, MYOUNG-SOO;REEL/FRAME:017872/0961 Effective date: 20060411 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |