US20060216882A1 - Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices - Google Patents
Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices Download PDFInfo
- Publication number
- US20060216882A1 US20060216882A1 US11/421,084 US42108406A US2006216882A1 US 20060216882 A1 US20060216882 A1 US 20060216882A1 US 42108406 A US42108406 A US 42108406A US 2006216882 A1 US2006216882 A1 US 2006216882A1
- Authority
- US
- United States
- Prior art keywords
- layer
- oxynitride
- substrate
- depositing
- atop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 125000006850 spacer group Chemical group 0.000 title abstract description 36
- 230000003071 parasitic effect Effects 0.000 title abstract description 14
- 239000000758 substrate Substances 0.000 claims abstract description 35
- 150000004767 nitrides Chemical class 0.000 claims abstract description 31
- 238000000151 deposition Methods 0.000 claims abstract description 28
- 229910020286 SiOxNy Inorganic materials 0.000 claims abstract description 26
- 238000004519 manufacturing process Methods 0.000 claims abstract description 13
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 9
- 230000000295 complement effect Effects 0.000 claims abstract description 9
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 9
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 9
- 239000004065 semiconductor Substances 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 claims description 23
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 20
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 12
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 10
- 229910052799 carbon Inorganic materials 0.000 claims description 10
- 239000001272 nitrous oxide Substances 0.000 claims description 10
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 9
- 229940110728 nitrogen / oxygen Drugs 0.000 claims description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 8
- 239000001301 oxygen Substances 0.000 claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 5
- 239000000203 mixture Substances 0.000 claims description 5
- 229910021529 ammonia Inorganic materials 0.000 claims description 4
- 239000002243 precursor Substances 0.000 claims description 4
- PHUNDLUSWHZQPF-UHFFFAOYSA-N bis(tert-butylamino)silicon Chemical compound CC(C)(C)N[Si]NC(C)(C)C PHUNDLUSWHZQPF-UHFFFAOYSA-N 0.000 claims description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 5
- 229910052757 nitrogen Inorganic materials 0.000 description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 4
- 239000007800 oxidant agent Substances 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910007264 Si2H6 Inorganic materials 0.000 description 1
- -1 Si3N4) Chemical class 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
- H01L29/66598—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET forming drain [D] and lightly doped drain [LDD] simultaneously, e.g. using implantation through the wings a T-shaped layer, or through a specially shaped layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the invention relates to arrangements for reducing parasitic capacitance in complementary metal oxide semiconductor (CMOS) devices (such as C GD between the gate and the drain or source, and C GC between the gate and source/drain contacts). More specifically, the invention relates to arrangements employing a sidewall spacer made of oxynitride to reduce parasitic capacitance and to thus increase the speed of CMOS transistors.
- CMOS complementary metal oxide semiconductor
- FIG. 1 shows a conventional CMOS transistor having a source S and drain D embedded in a substrate 100 which may be made of silicon.
- a gate dielectric layer 102 is provided between symmetrically arranged L-shaped structures 104 .
- a gate 108 conventionally made of polysilicon, is provided atop the dielectric layer 102 .
- Structure 110 is a silicide layer and is conventionally made of cobalt silicide (CoSi) or nickel silicide (NiSi).
- a stack is provided that includes:
- the second nitride layer 114 B effectively joins with first nitride layer 114 A to surround oxide structure 112 .
- Source and drain contacts (not specifically illustrated, usually made of metal (tungsten)) are provided atop outlying portions of the source drain extensions (SDEs) such as by etching through the top dielectric.
- SDEs source drain extensions
- the CMOS transistor of FIG. 1 may be fabricated according to well known techniques (such as those disclosed in, for example, U.S. Pat. Nos. 6,743,705 and 6,677,201 which are incorporated herein by reference).
- Structure 114 A has conventionally served the purpose of a spacer to help define deep source and deep drain regions (S and D, respectively), which reduces the hot carrier problem and helps to prevent overrun of source and drain given recent technology advances.
- S and D deep source and deep drain regions
- the nitride spacer causes parasitic capacitance (such as the total gate to source/drain capacitance C GD , and gate to source/drain contact capacitance C GC ) to be undesirably high.
- parasitic capacitance such as the total gate to source/drain capacitance C GD , and gate to source/drain contact capacitance C GC .
- higher parasitic capacitance slows the transistor's operation. Accordingly, there is a need in the art to provide a spacer that has the advantages of conventional spacer arrangements but without having their disadvantages.
- a complementary metal oxide semiconductor (CMOS) device has a substrate, a gate structure 108 disposed atop the substrate, and spacers, deposited on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate.
- the spacers are formed of an oxynitride (SiO x N y C z ) in which x and y are non-zero but z may be zero or greater.
- a method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device involves providing a substrate, forming a gate structure over the substrate, depositing a first layer atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate, depositing an oxynitride (SiO x N y C z ) layer atop the first layer (in which x and y are non-zero but z may be zero or greater), depositing a second layer atop the oxynitride layer, and depositing a nitride layer atop the second layer.
- SiO x N y C z oxynitride
- FIG. 1 illustrates a conventional CMOS transistor that includes a pure nitride spacer 114 A that results in a high parasitic capacitance (C GD between the gate and source or drain, and C GC between gate and source/drain contacts);
- FIG. 2 illustrates on embodiment in which an oxynitride spacer 250 is provided so as to reduce parasitic capacitance and thus increase device performance;
- FIGS. 3A, 3B and 3 C illustrate structures involved in stages of a fabrication process that forms the embodiment shown in FIG. 2 ;
- FIG. 4 illustrates the ratio of nitrogen/oxygen (y/x) in a variable graded composition oxynitride spacer 250 .
- FIG. 2 may be sized, arranged, and composed of materials similar to those in the conventional CMOS transistor of FIG. 1 , and a description thereof may be omitted.
- a fabrication method of the FIG. 2 embodiment may incorporate well known methods employed to form conventional CMOS transistors, except as specifically noted below with reference to the oxynitride spacer 250 ; accordingly, a detailed discussion of conventional fabrication steps is omitted.
- the FIG. 2 embodiment provides a spacer 250 made of oxynitride (SiO x N y ) or carbon doped oxynitride (SiO x N y C z ), not nitride (such as Si 3 N 4 ), resulting in the aforementioned reduction in parasitic capacitance and resultant increase in transistor speed.
- the spacer 250 happens to be of an “L” shape; of course, it is recognized that the spacer may be shaped other than as specifically illustrated.
- FIG. 2 The structure shown in FIG. 2 may be fabricated in a manner illustrated in FIGS. 3A, 3B and 3 C.
- a gate 108 is shown atop gate dielectric layer 102 which is atop the substrate 100 in which are formed source and drain extension (SDE) regions.
- SDE source and drain extension
- first oxide 104 an oxynitride 250 , and a second oxide 112 are deposited, as shown in FIG. 3B .
- the resulting structure is etched along a line E, removing material above line E to arrive at the structure shown in FIG. 3C .
- Deep source drain implant is then performed with n-type dopants (such as arsenic (As) or phosphorus (P)) for nFET devices, or with p-type dopants (such as boron (B)) for pFET devices.
- n-type dopants such as arsenic (As) or phosphorus (P)
- p-type dopants such as boron (B)
- the dopants are activated by a rapid thermal annealing (RTA) process.
- RTA rapid thermal annealing
- a CoSi or NiSi layer 110 is deposited atop the substrate, and a PMD liner nitride layer 114 B is deposited atop the resulting structure, to form the CMOS transistor of FIG. 2 .
- Oxynitride spacer 250 may be deposited using low pressure chemical vapor deposition (LPCVD) in which the reactive gases include:
- the final device includes a spacer, which may be an L-shaped spacer, that is made of oxynitride (SiO x N y ) as distinguished from pure nitride (such as Si 3 N 4 ).
- a spacer which may be an L-shaped spacer, that is made of oxynitride (SiO x N y ) as distinguished from pure nitride (such as Si 3 N 4 ).
- RTCVD rapid thermal chemical vapor deposition
- oxynitride spacers are easy to form using existing manufacturing processes.
- the process involves a substitution of an oxynitride ( 250 ) deposition step for a conventional nitride ( 114 A) deposition step.
- oxynitrides normally have lower hydrogen content. Better boron retention is achieved due to reduced hydrogen enhance dopant loss, leading to a lower R SD (source drain parasitic sheet resistance).
- an organic precursor such as bis t-ButylaminoSilane (BTBAS, C 8 H 22 N 2 Si)
- BBAS bis t-ButylaminoSilane
- the reactive gases include:
- an oxynitride film with a graded O/N ratio is formed instead of a constant composition throughout the SiO x N y or SiO x N y C z layer 250 .
- oxygen contribution x is approximately 0 at the top and bottom of the layer 250 , so that y/x approaches infinity (extreme ends of the curve in FIG. 4 ).
- the film resembles silicon nitride.
- nitrogen contribution y is approimately 0 at the middle the layer 250 so that the film resembles silicon oxide (the middle of the curve in FIG. 4 ).
- etch selectivity is improved at the interfaces between oxide 104 and oxynitride 250 , and between oxide 112 and oxynitride 250 , while the overall dielectric constant ⁇ is kept low.
- CMOS complementary metal oxide semiconductor
- substrate 100
- gate structure 108
- spacers 250
- x and y are non-zero but z may be zero or greater.
- the spacers may be substantially “L”-shaped.
- the spacers may be substantially “L”-shaped and may be sandwiched between two oxide layers ( 104 , 112 ).
- the spacers that govern formation of the deep source drain regions may further include an oxide layer ( 104 ) deposited between the oxynitride ( 250 ) and the substrate ( 100 ), but the spacers do not include an oxide layer ( 112 ) deposited atop the oxynitride ( 250 ).
- the spacers may be formed of an oxynitride having a dielectric constant ⁇ of about 4.5.
- x and y may be set equal to 1 and y may be greater than or equal to zero.
- z may be greater than zero to form a carbon doped oxynitride.
- the device may further have source and drain extension regions (SDE), embedded in the substrate ( 100 ), and formed on opposite sides of the gate structure ( 108 ) and over which respective spacers ( 250 ) are located.
- SDE source and drain extension regions
- the spacers ( 250 ) formed of oxynitride (SiO x N y C z ) may have a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
- the present disclosure also supports a complementary metal oxide semiconductor (CMOS) transistor.
- the CMOS transistor may have a substrate ( 100 ); a gate structure ( 108 ) located over the substrate; a first oxide layer ( 104 ) atop the substrate on opposite sides of the gate structure; an oxynitride (SiO x N y C z ) layer ( 250 ) atop the first oxide layer, and deposited on opposite sides of the gate structure ( 108 ) to govern formation of deep source drain regions in the substrate, wherein x and y are non-zero but z may be zero or greater; a second oxide layer ( 112 ) atop the oxynitride layer; a silicide ( 110 ) disposed on the substrate outwardly from the first oxide layer; and a nitride layer ( 114 B) atop the second oxide layer ( 112 ) and atop the silicide ( 110 ).
- CMOS complementary metal oxide semiconductor
- the oxynitride layer ( 250 ) may be formed into two “L”-shaped spacers disposed on opposite sides of the gate structure ( 108 ).
- the value of z may be set to be greater than zero to form a carbon doped oxynitride.
- the oxynitride (SiO x N y C z ) layer may have a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
- the present disclosure further supports a method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device.
- the method may involve providing a substrate ( 100 ); forming a gate structure ( 108 ) over the substrate; depositing a first layer ( 104 ) atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate; depositing an oxynitride (SiO x N y C z ) layer ( 250 ) atop the first layer, wherein x and y are non-zero but z may be zero or greater; depositing a second layer ( 112 ) atop the oxynitride layer; and depositing a nitride layer ( 114 B) atop the second layer.
- SiO x N y C z oxynitride
- the oxynitride depositing step may be a low pressure chemical vapor deposition (LPCVD) process.
- LPCVD low pressure chemical vapor deposition
- the LPCVD process may involve gas mixtures including ammonia and nitrous oxide.
- the oxynitride layer depositing step may include depositing a carbon doped oxynitride (SiO x N y C z ) layer ( 250 ), wherein z>0, using an organic precursors such as bis t-ButylaminoSilane (BTBAS, C 8 H 22 N 2 Si).
- a carbon doped oxynitride (SiO x N y C z ) layer ( 250 ), wherein z>0 using an organic precursors such as bis t-ButylaminoSilane (BTBAS, C 8 H 22 N 2 Si).
- the oxynitride layer depositing step may include forming the oxynitride (SiO x N y C z ) layer ( 250 ) with a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A complementary metal oxide semiconductor (CMOS) device has a substrate 100, a gate structure 108 disposed atop the substrate, and spacers 250, deposited on opposite sides of the gate structure 108 to govern formation of deep source drain regions S, D in the substrate. Spacers 250 are formed of an oxynitride (SiOxNyCz) wherein x and y are non-zero but z may be zero or greater; such oxynitride spacers reduce parasitic capacitance, thus improving device performance. A method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device involves providing a substrate 100, forming a gate structure 108 over the substrate, depositing a first layer 104 atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate, depositing an oxynitride (SiOxNyCz) layer 250 atop the first layer (in which x and y are non-zero but z may be zero or greater), depositing a second layer 112 atop the oxynitride layer, and depositing a nitride layer 114B atop the second layer.
Description
- 1. Field of the Invention
- The invention relates to arrangements for reducing parasitic capacitance in complementary metal oxide semiconductor (CMOS) devices (such as CGD between the gate and the drain or source, and CGC between the gate and source/drain contacts). More specifically, the invention relates to arrangements employing a sidewall spacer made of oxynitride to reduce parasitic capacitance and to thus increase the speed of CMOS transistors.
- 2. Related Art
-
FIG. 1 shows a conventional CMOS transistor having a source S and drain D embedded in asubstrate 100 which may be made of silicon. A gatedielectric layer 102 is provided between symmetrically arranged L-shaped structures 104. Agate 108, conventionally made of polysilicon, is provided atop thedielectric layer 102.Structure 110 is a silicide layer and is conventionally made of cobalt silicide (CoSi) or nickel silicide (NiSi). On opposite sides of thegate structure 108, a stack is provided that includes: -
- a first oxide layer 104 (may also be nitride, or a combination of oxide and nitride),
- followed by a
first nitride layer 114A, - followed by a
second oxide layer 112, - followed by a
second nitride layer 114B, which is known as the contact etch stop layer or pre-metal dielectric (PMD) liner.
- In the finished device, the
second nitride layer 114B effectively joins withfirst nitride layer 114A to surroundoxide structure 112. Source and drain contacts (not specifically illustrated, usually made of metal (tungsten)) are provided atop outlying portions of the source drain extensions (SDEs) such as by etching through the top dielectric. The CMOS transistor ofFIG. 1 may be fabricated according to well known techniques (such as those disclosed in, for example, U.S. Pat. Nos. 6,743,705 and 6,677,201 which are incorporated herein by reference). -
Structure 114A has conventionally served the purpose of a spacer to help define deep source and deep drain regions (S and D, respectively), which reduces the hot carrier problem and helps to prevent overrun of source and drain given recent technology advances. In conventional CMOS devices, the practice and trend has been to usespacers 114A made of pure nitride. - However, the dielectric constant of pure nitride (that is, pure silicon nitride Si3N4) is ε=7.5, and the nitride spacer causes parasitic capacitance (such as the total gate to source/drain capacitance CGD, and gate to source/drain contact capacitance CGC) to be undesirably high. Undesirably, higher parasitic capacitance slows the transistor's operation. Accordingly, there is a need in the art to provide a spacer that has the advantages of conventional spacer arrangements but without having their disadvantages.
- A complementary metal oxide semiconductor (CMOS) device has a substrate, a
gate structure 108 disposed atop the substrate, and spacers, deposited on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate. The spacers are formed of an oxynitride (SiOxNyCz) in which x and y are non-zero but z may be zero or greater. - A method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device involves providing a substrate, forming a gate structure over the substrate, depositing a first layer atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate, depositing an oxynitride (SiOxNyCz) layer atop the first layer (in which x and y are non-zero but z may be zero or greater), depositing a second layer atop the oxynitride layer, and depositing a nitride layer atop the second layer.
- A more complete appreciation of the described embodiments is better understood by reference to the following Detailed Description considered in connection with the accompanying drawings, in which like reference numerals refer to identical or corresponding parts throughout, and in which:
-
FIG. 1 illustrates a conventional CMOS transistor that includes apure nitride spacer 114A that results in a high parasitic capacitance (CGD between the gate and source or drain, and CGC between gate and source/drain contacts); -
FIG. 2 illustrates on embodiment in which anoxynitride spacer 250 is provided so as to reduce parasitic capacitance and thus increase device performance; -
FIGS. 3A, 3B and 3C illustrate structures involved in stages of a fabrication process that forms the embodiment shown inFIG. 2 ; and -
FIG. 4 illustrates the ratio of nitrogen/oxygen (y/x) in a variable gradedcomposition oxynitride spacer 250. - In describing embodiments illustrated in the drawings, specific terminology is employed for the sake of clarity. However, the invention is not intended to be limited to the specific terminology so selected, and it is to be understood that each specific element includes all technical equivalents that operate in a similar manner to accomplish a similar purpose. Various terms that are used in this specification are to be given their broadest reasonable interpretation when used in interpreting the claims.
- Moreover, features and procedures whose implementations are well known to those skilled in the art are omitted for brevity. For example, design, selection, and implementation of basic electronic elements and fabrication steps, lies within the ability of those skilled in the art, and accordingly any detailed discussion thereof may be omitted.
- The present inventors have recognized that, contrary to the present trend to use
pure nitride spacers 114A in CMOS devices, spacers made of oxynitride (SiOxNy) or carbon doped oxynitride (SiOxNyCz) reduce parasitic capacitance and thus increase the operational speed of the CMOS transistors. Various elementsFIG. 2 may be sized, arranged, and composed of materials similar to those in the conventional CMOS transistor ofFIG. 1 , and a description thereof may be omitted. Likewise, a fabrication method of theFIG. 2 embodiment may incorporate well known methods employed to form conventional CMOS transistors, except as specifically noted below with reference to theoxynitride spacer 250; accordingly, a detailed discussion of conventional fabrication steps is omitted. - The
FIG. 2 embodiment provides aspacer 250 made of oxynitride (SiOxNy) or carbon doped oxynitride (SiOxNyCz), not nitride (such as Si3N4), resulting in the aforementioned reduction in parasitic capacitance and resultant increase in transistor speed. In the illustrated embodiment, thespacer 250 happens to be of an “L” shape; of course, it is recognized that the spacer may be shaped other than as specifically illustrated. - The structure shown in
FIG. 2 may be fabricated in a manner illustrated inFIGS. 3A, 3B and 3C. - Referring to
FIG. 3A , agate 108 is shown atop gatedielectric layer 102 which is atop thesubstrate 100 in which are formed source and drain extension (SDE) regions. - Thereafter, successive layers of a
first oxide 104, anoxynitride 250, and asecond oxide 112 are deposited, as shown inFIG. 3B . Then, the resulting structure is etched along a line E, removing material above line E to arrive at the structure shown inFIG. 3C . - Deep source drain implant is then performed with n-type dopants (such as arsenic (As) or phosphorus (P)) for nFET devices, or with p-type dopants (such as boron (B)) for pFET devices. This results in the deep source drain regions, S, D, respectively, shown in
FIG. 2 . The dopants are activated by a rapid thermal annealing (RTA) process. A CoSi orNiSi layer 110 is deposited atop the substrate, and a PMDliner nitride layer 114B is deposited atop the resulting structure, to form the CMOS transistor ofFIG. 2 . - Most steps in the process may be carried out in the same manner in which the conventional CMOS transistor of
FIG. 1 is fabricated, and, accordingly, a detailed description thereof is omitted. However, this embodiment's fabrication method involves deposition of oxynitride rather than pure nitride to formspacer 250, and the particular deposition step differs from that of conventional fabrication methods. -
Oxynitride spacer 250 may be deposited using low pressure chemical vapor deposition (LPCVD) in which the reactive gases include: -
- SiH4 (silane) or Si2H6 (disilane),
- NH3 (ammonia) and
- N2O (nitrous oxide) or other oxidants.
- In contrast to the fabrication methods resulting in the embodiment of
FIG. 2 , conventional LPCVD silicon nitride arrangements are not believed to include an oxidant such as nitrous oxide. But in fabricating theFIG. 2 embodiment, as a result of using an inert carrier gas such as N2 (nitrogen) and an oxidant such as nitrous oxide, the final device includes a spacer, which may be an L-shaped spacer, that is made of oxynitride (SiOxNy) as distinguished from pure nitride (such as Si3N4). - An exemplary process is conducted in a rapid thermal chemical vapor deposition (RTCVD) at 600-700° C.:
-
- SiH4 flow is 1-20 sccm (standard centimeter cube per minute),
- NH3 flow is 1000-4000 sccm, and
- N2O flow is 20-500 sccm.
- Oxynitrides (SiOxNy) may be fabricated with different ratios x/y of oxygen and nitrogen by varying the N2O to NH3 gas flow ratio. Bracketing the oxynitride of which spacer 250 may be fabricated, are oxides (SiO2, which has a dielectric constant ε=3.9), and pure nitrides (Si3N4, which has a dielectric constant ε=7.5). In contrast, oxynitrides may choose an oxygen/nitrogen ratio x/y to provide a dielectric constant along a continuum between the extremes of 3.9 and 7.5. In one embodiment to which the invention should not be limited, in (SiOxNy), x and y are chosen so that x=y=1.
- In simulations in which ε=4.5, significant reductions in parasitic capacitance CGD of from 10 to 17 percent were arrived at, depending on the particular device configuration. In addition to the advantage of lower parasitic capacitance and resulting higher transistor switching speed, oxynitride spacers are easy to form using existing manufacturing processes. In particular, the process involves a substitution of an oxynitride (250) deposition step for a conventional nitride (114A) deposition step. Moreover, oxynitrides normally have lower hydrogen content. Better boron retention is achieved due to reduced hydrogen enhance dopant loss, leading to a lower RSD (source drain parasitic sheet resistance).
- In another embodiment, an organic precursor (such as bis t-ButylaminoSilane (BTBAS, C8H22N2Si)) is used instead of silane or disilane. In this embodiment, the reactive gases include:
-
- C8H22N2Si (BTBAS) or other organic precursors,
- NH3 (ammonia) and
- N2O (nitrous oxide) or other oxidants.
In this embodiment, a carbon doped oxynitride layer (SiOxNyCz) 250 is formed, with 5-10 atomic percent carbon in the film. The carbon concentration, however, is tunable over a wide range with process conditions. With carbon doped oxynitride, further reduction in parasitic capacitance and dopant loss is achieved.
- In yet another embodiment, instead of a constant composition throughout the SiOxNy or SiOxNyCz layer 250, an oxynitride film with a graded O/N ratio is formed. For example, oxygen contribution x is approximately 0 at the top and bottom of the
layer 250, so that y/x approaches infinity (extreme ends of the curve inFIG. 4 ). Thus, at the top and bottom ofoxynitride layer 250, the film resembles silicon nitride. However, nitrogen contribution y is approimately 0 at the middle thelayer 250 so that the film resembles silicon oxide (the middle of the curve inFIG. 4 ). By using a variable composition film forlayer 250, etch selectivity is improved at the interfaces betweenoxide 104 andoxynitride 250, and betweenoxide 112 andoxynitride 250, while the overall dielectric constant ε is kept low. - The present disclosure supports a complementary metal oxide semiconductor (CMOS) device that has a substrate (100); a gate structure (108) disposed atop the substrate; and spacers (250), deposited on opposite sides of the gate structure (108) to govern formation of deep source drain regions in the substrate, the spacers being formed of an oxynitride (SiOxNyCz) wherein x and y are non-zero but z may be zero or greater.
- The spacers may be substantially “L”-shaped.
- The spacers may be substantially “L”-shaped and may be sandwiched between two oxide layers (104, 112).
- In addition to the oxynitride, the spacers that govern formation of the deep source drain regions may further include an oxide layer (104) deposited between the oxynitride (250) and the substrate (100), but the spacers do not include an oxide layer (112) deposited atop the oxynitride (250).
- The spacers may be formed of an oxynitride having a dielectric constant ε of about 4.5.
- In the spacers formed of oxynitride (SiOxNyCz), x and y may be set equal to 1 and y may be greater than or equal to zero.
- In the spacers formed of oxynitride (SiOxNyCz), z may be greater than zero to form a carbon doped oxynitride.
- The device may further have source and drain extension regions (SDE), embedded in the substrate (100), and formed on opposite sides of the gate structure (108) and over which respective spacers (250) are located.
- The spacers (250) formed of oxynitride (SiOxNyCz) may have a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
- The present disclosure also supports a complementary metal oxide semiconductor (CMOS) transistor. The CMOS transistor may have a substrate (100); a gate structure (108) located over the substrate; a first oxide layer (104) atop the substrate on opposite sides of the gate structure; an oxynitride (SiOxNyCz) layer (250) atop the first oxide layer, and deposited on opposite sides of the gate structure (108) to govern formation of deep source drain regions in the substrate, wherein x and y are non-zero but z may be zero or greater; a second oxide layer (112) atop the oxynitride layer; a silicide (110) disposed on the substrate outwardly from the first oxide layer; and a nitride layer (114B) atop the second oxide layer (112) and atop the silicide (110).
- The oxynitride layer (250) may be formed into two “L”-shaped spacers disposed on opposite sides of the gate structure (108).
- The value of z may be set to be greater than zero to form a carbon doped oxynitride.
- The oxynitride (SiOxNyCz) layer may have a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
- The present disclosure further supports a method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device. The method may involve providing a substrate (100); forming a gate structure (108) over the substrate; depositing a first layer (104) atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate; depositing an oxynitride (SiOxNyCz) layer (250) atop the first layer, wherein x and y are non-zero but z may be zero or greater; depositing a second layer (112) atop the oxynitride layer; and depositing a nitride layer (114B) atop the second layer.
- The oxynitride depositing step may be a low pressure chemical vapor deposition (LPCVD) process.
- The LPCVD process may involve gas mixtures including ammonia and nitrous oxide.
- The oxynitride layer depositing step may include depositing a carbon doped oxynitride (SiOxNyCz) layer (250), wherein z>0, using an organic precursors such as bis t-ButylaminoSilane (BTBAS, C8H22N2Si).
- The oxynitride layer depositing step may include forming the oxynitride (SiOxNyCz) layer (250) with a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
- Many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the above teachings. For example, the particular ratio of oxygen to nitrogen in the oxynitride, the particular physical dimensions of the device layers involved, and the particular details of the fabrication steps chosen, may be varied while still remaining within the scope of the invention. It is therefore to be understood that within the scope of the appended claims and their equivalents, the invention may be practiced otherwise than as specifically described herein.
Claims (6)
1-13. (canceled)
14. A method of fabricating a portion of a complementary metal oxide semiconductor (CMOS) device, the method comprising:
providing a substrate;
forming a gate structure over the substrate;
depositing a first layer atop the substrate on opposite sides of the gate structure to govern formation of deep source drain regions in the substrate;
depositing an oxynitride (SiOxNyCz) layer atop the first layer, wherein x and y are non-zero but z may be zero or greater;
depositing a second layer atop the oxynitride layer; and
depositing a nitride layer atop the second layer.
15. The method of claim 14 , wherein:
the oxynitride depositing step is a low pressure chemical vapor deposition (LPCVD) process.
16. The method of claim 15 , wherein:
the LPCVD process involves gas mixtures including ammonia and nitrous oxide.
17. The method of claim 14 , wherein the oxynitride layer depositing step includes:
depositing a carbon doped oxynitride (SiOxNyCz) layer, wherein z>0, using an organic precursors such as bis t-ButylaminoSilane (BTBAS, C8H22N2Si).
18. The method of claim 14 , wherein the oxynitride layer depositing step includes:
forming the oxynitride (SiOxNyCz) layer with a nitrogen/oxygen ratio that varies as a function of depth, with less oxygen content near faces of the oxynitride layer than at a center of the oxynitride layer so that a nitrogen/oxygen ratio is greatest near the faces of the oxynitride layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/421,084 US20060216882A1 (en) | 2004-09-11 | 2006-05-31 | Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/938,179 US7667275B2 (en) | 2004-09-11 | 2004-09-11 | Using oxynitride spacer to reduce parasitic capacitance in CMOS devices |
US11/421,084 US20060216882A1 (en) | 2004-09-11 | 2006-05-31 | Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/938,179 Division US7667275B2 (en) | 2004-09-11 | 2004-09-11 | Using oxynitride spacer to reduce parasitic capacitance in CMOS devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060216882A1 true US20060216882A1 (en) | 2006-09-28 |
Family
ID=36032981
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/938,179 Active 2027-02-05 US7667275B2 (en) | 2004-09-11 | 2004-09-11 | Using oxynitride spacer to reduce parasitic capacitance in CMOS devices |
US11/421,084 Abandoned US20060216882A1 (en) | 2004-09-11 | 2006-05-31 | Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/938,179 Active 2027-02-05 US7667275B2 (en) | 2004-09-11 | 2004-09-11 | Using oxynitride spacer to reduce parasitic capacitance in CMOS devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US7667275B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130256765A1 (en) * | 2011-10-11 | 2013-10-03 | United Microelectronics Corp. | Semiconductor device |
US20140361364A1 (en) * | 2013-06-05 | 2014-12-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Doped protection layer for contact formation |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7256113B1 (en) * | 2001-12-14 | 2007-08-14 | Advanced Micro Devices, Inc. | System for forming a semiconductor device and method thereof |
US20060223267A1 (en) * | 2005-03-31 | 2006-10-05 | Stefan Machill | Method of production of charge-trapping memory devices |
US8288802B2 (en) * | 2006-04-19 | 2012-10-16 | United Microelectronics Corp. | Spacer structure wherein carbon-containing oxynitride film formed within |
US10658296B2 (en) * | 2016-09-30 | 2020-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dielectric film for semiconductor fabrication |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6506647B2 (en) * | 2000-10-11 | 2003-01-14 | Hitachi, Ltd. | Method for fabricating a semiconductor integrated circuit device |
US20030085436A1 (en) * | 2000-02-22 | 2003-05-08 | Moore John T. | Method of forming low dielectric silicon oxynitride spacer films highly selective to etchants |
US20030235962A1 (en) * | 2002-06-20 | 2003-12-25 | Dai Ishikawa | Method of manufacturing a semiconductor integrated circuit device |
US6677201B1 (en) * | 2002-10-01 | 2004-01-13 | Texas Instruments Incorporated | Method of fabricating thermal CVD oxynitride and BTBAS nitride sidewall spacer for metal oxide semiconductor transistors |
US6743705B2 (en) * | 2001-12-06 | 2004-06-01 | Texas Instruments Incorporated | Transistor with improved source/drain extension dopant concentration |
US20050074932A1 (en) * | 2003-10-03 | 2005-04-07 | Chuan-Yi Lin | Dual fully-silicided gate mosfets |
US6991987B1 (en) * | 2002-11-27 | 2006-01-31 | Advanced Micro Devices, Inc. | Method for producing a low defect homogeneous oxynitride |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW510047B (en) * | 2001-11-09 | 2002-11-11 | Macronix Int Co Ltd | Structure and manufacture method of silicon nitride read only memory |
JP4771607B2 (en) * | 2001-03-30 | 2011-09-14 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
KR100416377B1 (en) * | 2001-06-02 | 2004-01-31 | 삼성전자주식회사 | Semiconductor Transistor Utilizing L-Shaped Spacer and Method Of Fabricating The Same |
-
2004
- 2004-09-11 US US10/938,179 patent/US7667275B2/en active Active
-
2006
- 2006-05-31 US US11/421,084 patent/US20060216882A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030085436A1 (en) * | 2000-02-22 | 2003-05-08 | Moore John T. | Method of forming low dielectric silicon oxynitride spacer films highly selective to etchants |
US6506647B2 (en) * | 2000-10-11 | 2003-01-14 | Hitachi, Ltd. | Method for fabricating a semiconductor integrated circuit device |
US6743705B2 (en) * | 2001-12-06 | 2004-06-01 | Texas Instruments Incorporated | Transistor with improved source/drain extension dopant concentration |
US20030235962A1 (en) * | 2002-06-20 | 2003-12-25 | Dai Ishikawa | Method of manufacturing a semiconductor integrated circuit device |
US6677201B1 (en) * | 2002-10-01 | 2004-01-13 | Texas Instruments Incorporated | Method of fabricating thermal CVD oxynitride and BTBAS nitride sidewall spacer for metal oxide semiconductor transistors |
US6991987B1 (en) * | 2002-11-27 | 2006-01-31 | Advanced Micro Devices, Inc. | Method for producing a low defect homogeneous oxynitride |
US20050074932A1 (en) * | 2003-10-03 | 2005-04-07 | Chuan-Yi Lin | Dual fully-silicided gate mosfets |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130256765A1 (en) * | 2011-10-11 | 2013-10-03 | United Microelectronics Corp. | Semiconductor device |
US8890218B2 (en) * | 2011-10-11 | 2014-11-18 | United Microelectronics Corp. | Semiconductor device |
US20140361364A1 (en) * | 2013-06-05 | 2014-12-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Doped protection layer for contact formation |
KR20140143106A (en) * | 2013-06-05 | 2014-12-15 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Doped protection layer for contact formation |
CN104241250A (en) * | 2013-06-05 | 2014-12-24 | 台湾积体电路制造股份有限公司 | Doped protection layer for contact formation |
US9136340B2 (en) * | 2013-06-05 | 2015-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Doped protection layer for contact formation |
KR101656135B1 (en) | 2013-06-05 | 2016-09-08 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Doped protection layer for contact formation |
US9647087B2 (en) | 2013-06-05 | 2017-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Doped protection layer for contact formation |
US9991123B2 (en) | 2013-06-05 | 2018-06-05 | Taiwan Semiconductor Manufaturing Co., Ltd. | Doped protection layer for contact formation |
Also Published As
Publication number | Publication date |
---|---|
US20060054934A1 (en) | 2006-03-16 |
US7667275B2 (en) | 2010-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230246032A1 (en) | Semiconductor device and method of manufacturing the same | |
US8324038B2 (en) | Method of removing a spacer, method of manufacturing a metal-oxide-semiconductor transistor device, and metal-oxide-semiconductor transistor device | |
US7259050B2 (en) | Semiconductor device and method of making the same | |
US9425287B2 (en) | Reducing variation by using combination epitaxy growth | |
US7372099B2 (en) | Semiconductor device and its manufacturing method | |
KR101023208B1 (en) | Mosfet device with tensile strained substrate and method of making the same | |
US8361852B2 (en) | Methods of manufacturing CMOS transistors | |
JP5076119B2 (en) | Semiconductor device and manufacturing method thereof | |
US7338888B2 (en) | Method for manufacturing a semiconductor device having a silicided gate electrode and a method for manufacturing an integrated circuit including the same | |
JP5301279B2 (en) | Electronic device including a transistor structure having an active region adjacent to a stressor layer and method of manufacturing the electronic device | |
US20140191301A1 (en) | Transistor and fabrication method | |
US7432559B2 (en) | Silicide formation on SiGe | |
US6696328B2 (en) | CMOS gate electrode using selective growth and a fabrication method thereof | |
US20060216882A1 (en) | Using Oxynitride Spacer to Reduce Parasitic Capacitance in CMOS Devices | |
US20100270622A1 (en) | Semiconductor Device Having a Strain Inducing Sidewall Spacer and a Method of Manufacture Therefor | |
US20060121681A1 (en) | Method for forming halo/pocket implants through an L-shaped sidewall spacer | |
US7396716B2 (en) | Method to obtain fully silicided poly gate | |
WO2006063145A2 (en) | A method for manufacturing a silicided gate electrode using a buffer layer | |
US20050118770A1 (en) | Method for introducing hydrogen into a channel region of a metal oxide semiconductor (MOS) device | |
US7244642B2 (en) | Method to obtain fully silicided gate electrodes | |
US7456061B2 (en) | Method to reduce boron penetration in a SiGe bipolar device | |
KR20030085628A (en) | Method of forming CMOS logic device of semiconductor | |
KR20040065031A (en) | Method for manufacturing semiconductor device | |
KR20030050791A (en) | Method for Fabricating of Semiconductor Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |