US20060197733A1 - Apparatus and method for driving liquid crystal display device - Google Patents
Apparatus and method for driving liquid crystal display device Download PDFInfo
- Publication number
- US20060197733A1 US20060197733A1 US11/204,188 US20418805A US2006197733A1 US 20060197733 A1 US20060197733 A1 US 20060197733A1 US 20418805 A US20418805 A US 20418805A US 2006197733 A1 US2006197733 A1 US 2006197733A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- data
- signal
- modulated
- switching control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 105
- 238000000034 method Methods 0.000 title claims abstract description 38
- 230000004044 response Effects 0.000 claims abstract description 40
- 230000001133 acceleration Effects 0.000 claims abstract description 6
- 239000003990 capacitor Substances 0.000 claims description 55
- 239000000872 buffer Substances 0.000 claims description 25
- 238000005070 sampling Methods 0.000 claims description 8
- 230000001419 dependent effect Effects 0.000 claims description 6
- 230000003139 buffering effect Effects 0.000 claims description 5
- 101100024330 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) MSB1 gene Proteins 0.000 description 16
- 101100024333 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) MSB4 gene Proteins 0.000 description 16
- 210000002858 crystal cell Anatomy 0.000 description 8
- 238000010586 diagram Methods 0.000 description 8
- 230000015556 catabolic process Effects 0.000 description 5
- 238000010276 construction Methods 0.000 description 5
- 238000006731 degradation reaction Methods 0.000 description 5
- 210000004027 cell Anatomy 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 206010047571 Visual impairment Diseases 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0252—Improving the response speed
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
- G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
Definitions
- the present invention relates to a liquid crystal display device, and more particularly, to an apparatus and method for driving a liquid crystal display device, wherein the response speed of a liquid crystal can be increased even without using a memory, thereby preventing degradation in picture quality.
- Liquid crystal display devices have been used in may different types of electronic equipment. Liquid crystal display devices adjust light transmittance of liquid crystal cells according to a video signal so as to display an image.
- An active matrix type liquid crystal display device has a switching element formed for every liquid crystal cell and is suitable for the display of a moving image.
- a thin film transistor (TFT) is mainly used as the switching element in the active matrix type liquid crystal display device.
- the liquid crystal display device has a relatively slow response speed due to characteristics such as the inherent viscosity and elasticity of a liquid crystal, as can be seen from the following Equations 1 and 2: ⁇ r ⁇ ⁇ ⁇ ⁇ d 2 ⁇ ⁇ ⁇ Va 2 - V F 2 ⁇ [ Equation ⁇ ⁇ 1 ]
- ⁇ r is a rising time when a voltage is applied to the liquid crystal
- Va is the applied voltage
- V F is a Freederick transition voltage at which liquid crystal molecules start to be inclined
- d is a liquid crystal cell gap
- ⁇ is the rotational viscosity of the liquid crystal molecules.
- Equation ⁇ ⁇ 2 Equation ⁇ F is a falling time when the liquid crystal is returned to its original position owing to an elastic restoration force after the voltage applied to the liquid crystal is turned off, and K is the inherent elastic modulus of the liquid crystal.
- TN twisted nematic
- the response speed of the liquid crystal may be different according to the physical properties and cell gap of the liquid crystal, it is common that the rising time is 20 to 80 ms and the falling time is 20 to 30 ms. Because this liquid crystal response speed is longer than one frame period (16.67 ms in National Television Standards Committee (NTSC)) of a moving image, the response of the liquid crystal proceeds to the next frame before a voltage being charged on the liquid crystal reaches a desired level, as shown in FIG. 1 , resulting in motion blurring in which an afterimage is left in the eyeplane.
- NTSC National Television Standards Committee
- a conventional liquid crystal display device cannot express a desired color and brightness for display of a moving image in that, when data VD is changed from one level to another level, the corresponding display brightness level BL is unable to reach a desired value due to a slow response of the liquid crystal display device.
- the motion blurring occurs in the moving image, causing degradation in contrast ratio and, in turn, degradation in display quality.
- U.S. Pat. No. 5,495,265 and PCT International Publication No. WO 99/09967 has proposed a method for modulating data according to a variation therein using a look-up table (referred to hereinafter as a ‘high-speed driving method’).
- This high-speed driving method is adapted to modulate data on the basis of a principle as shown in FIG. 2 .
- the conventional high-speed driving method includes modulating input data VD and applying the modulated data MVD to a liquid crystal cell to obtain a desired brightness level MBL.
- the response of a liquid crystal is rapidly accelerated by increasing
- a conventional liquid crystal display device using the high-speed driving method is able to compensate for a slow response of a liquid crystal by modulation of a data value to relax motion blurring in a moving image, so as to display a picture with a desired color and brightness.
- the conventional high-speed driving method performs modulation by comparing only respective most significant bits MSB of a previous frame Fn ⁇ 1 and current frame Fn with each other, as shown in FIG. 3 .
- the conventional high-speed driving method compares respective most significant bit data MSB of the previous frame Fn ⁇ 1 and current frame Fn with each other to determine whether there is a variation between the two most significant bit data MSB. If there is a variation between the two most significant bit data MSB, the corresponding modulated data MRGB is selected from a look-up table as most significant bit data MSB of the current frame Fn.
- FIG. 4 shows the configuration of a conventional high-speed driving apparatus in which the aforementioned high-speed driving method is implemented.
- the conventional high-speed driving apparatus comprises a frame memory 43 connected to a most significant bit bus line 42 , and a look-up table 44 connected in common to output terminals of the most significant bit bus line 42 and frame memory 43 .
- the frame memory 43 stores most significant bit data MSB for one frame period and supplies the stored data to the look-up table 44 .
- the most significant bit data MSB is set to four most significant bits of 8-bit source data RGB.
- the look-up table 44 compares most significant bit data MSB of a current frame Fn inputted from the most significant bit bus line 42 with most significant bit data MSB of a previous frame Fn ⁇ 1 inputted from the frame memory 43 , as in Table 1 below, and selects modulated data MRGB corresponding to the comparison result.
- the modulated data MRGB is added to least significant bit data LSB from a least significant bit bus line 41 and then supplied to a liquid crystal display device.
- the modulated data MRGB registered in the look-up table 44 of the high-speed driving apparatus and method is as follows: TABLE 1 Current Frame 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Previous 0 0 1 3 4 6 7 9 10 11 12 14 15 15 15 15 15 Frame 1 0 1 2 4 5 7 9 10 11 12 13 14 15 15 15 15 2 0 1 2 3 5 7 8 9 10 12 13 14 15 15 15 15 3 0 1 2 3 5 6 8 9 10 11 12 14 14 15 15 15 15 4 0 0 1 2 4 6 7 9 10 11 12 13 14 15 15 15 15 5 0 0 0 2 3 5 7 8 9 11 12 13 14 15 15 15 15 6 0 0 0 1 3 4 6 8 9 10 11 13 14 15 15 15 15 7 0 0 0 1 2 4 5 7 8 10 11 12 14 14 15 15 15 15 0 0 0 1 3 4 6 8 9 10 11 13 14 15 15 15 15 7 0 0 0 1 2 4 5 7 8 10 11 12 14 14 15 15 15 0
- the leftmost column represents the data voltage VDn ⁇ 1 of the previous frame Fn ⁇ 1 and the uppermost row represents the data voltage VDn of the current frame Fn.
- the Table 1 includes look-up table information obtained by expressing four most significant bits in decimal form.
- a digital memory such as the look-up table 44 , is used to generate modulated data MRGB by comparing the data of the previous frame Fn ⁇ 1 and current frame Fn with each other.
- the use of the digital memory increases chip size as well as manufacturing costs.
- FIG. 1 is a waveform diagram illustrating a data-dependent brightness variation in a conventional liquid crystal display device
- FIG. 2 is a waveform diagram illustrating a data modulation-dependent brightness variation in a conventional high-speed driving method of a liquid crystal display device
- FIG. 3 is a view illustrating most significant bit data modulation in a conventional high-speed driving apparatus of a liquid crystal display device
- FIG. 4 is a block diagram of the conventional high-speed driving apparatus
- FIG. 5 is a block diagram schematically showing the configuration of a driving apparatus of a liquid crystal display device according to an embodiment of the present invention
- FIG. 6 is a schematic view of a data driver in FIG. 5 ;
- FIG. 7A is a view illustrating the levels of gamma voltages which are supplied to a digital/analog converter in FIG. 6 , or the levels of modulated data voltages which are outputted from a modulator in FIG. 6 ;
- FIG. 7B is a view illustrating the levels of the modulated data voltages which are outputted from the modulator in FIG. 6 ;
- FIG. 8 is a waveform diagram illustrating waveforms which are supplied to gate lines and data lines of a liquid crystal panel in FIG. 5 ;
- FIG. 9 is a view showing a first embodiment of the modulator in FIG. 6 ;
- FIG. 10 is a view showing a second embodiment of the modulator in FIG. 6 ;
- FIG. 11 is a view showing a third embodiment of the modulator in FIG. 6 ;
- FIG. 12 is a view showing a first embodiment of a clear signal generator in FIG. 11 ;
- FIG. 13 is a waveform diagram illustrating voltages stored in respective capacitors in FIG. 12 ;
- FIG. 14 is a view showing a second embodiment of the clear signal generator in FIG. 11 ;
- FIG. 15 is a view showing a fourth embodiment of the modulator in FIG. 6 ;
- FIG. 16 is a view showing the configuration of a clear signal generator in FIG. 15 ;
- FIG. 17 is a view showing a fifth embodiment of the modulator in FIG. 6 ;
- FIG. 18 is a view showing a sixth embodiment of the modulator in FIG. 6 .
- FIG. 5 is a block diagram schematically showing the configuration of a driving apparatus of a liquid crystal display device according to an embodiment of the present invention.
- the driving apparatus of the liquid crystal display device comprises a liquid crystal panel 102 including a plurality of gate lines GL 1 to GLn and a plurality of data lines DL 1 to DLm arranged perpendicularly to each other for defining cell areas, a gate driver 106 for driving the gate lines GL 1 to GLn of the liquid crystal panel 102 , and a data driver 104 for sampling an input N-bit (where N is a positive integer) digital data signal Data, generating an analog data voltage Vdata corresponding to the sampled N-bit digital data signal Data, generating a modulated data voltage Vmdata for acceleration of the response speed of a liquid crystal according to an M-bit (where M is a positive integer smaller than or equal to N) data value of the sampled N-bit digital data signal Data, mixing the modulated data voltage Vmdata with the analog data voltage Vdata, and supplying the mixed data voltage to the data lines DL.
- the driving apparatus of the liquid crystal display device further comprises
- the liquid crystal panel 102 further includes a plurality of thin film transistors (TFTs) formed respectively at intersections of the gate lines GL 1 to GLn and the data lines DL 1 to DLm, and a plurality of liquid crystal cells connected respectively to the TFTs.
- TFTs thin film transistors
- Each TFT supplies an analog data voltage from an associated one of the data lines DL 1 to DLm to an associated one of the liquid crystal cells in response to a gate pulse from an associated one of the gate lines GL 1 to GLn.
- Each liquid crystal cell can be equivalently expressed as a liquid crystal capacitor Clc because it is provided with a common electrode facing via the liquid crystal, and a pixel electrode connected to the associated TFT.
- This liquid crystal cell includes a storage capacitor Cst for maintaining an analog data voltage charged on the liquid crystal capacitor Clc until the next data signal is charged thereon.
- the timing controller 108 arranges source data RGB externally supplied thereto into a digital data signal Data appropriate to the driving of the liquid crystal panel 102 , and supplies the arranged digital data signal Data to the data driver 104 .
- the timing controller 108 also generates a data control signal DCS and a gate control signal GCS using a main clock MCLK, a data enable signal DE, and horizontal and vertical synchronous signals Hsync and Vsync externally inputted thereto, and applies the generated data control signal DCS and gate control signal GCS respectively to the data and gate drivers 104 and 106 to control the driving timings thereof.
- the gate driver 106 sequentially generates and supplies a gate pulse to the gate lines GL 1 to GLn in response to the gate control signal GCS from the timing controller 108 to turn the TFTs on/off.
- the gate control signal GCS preferably includes a gate start pulse GSP, a gate shift clock GSC, and a gate output enable signal GOE.
- the gate pulse preferably includes a gate high voltage VGH for turning the TFTs on, and a gate low voltage VGL for turning the TFTs off.
- the data driver 104 samples the N-bit (where N is a positive integer) digital data signal Data from the timing controller 108 in response to the data control signal DCS therefrom, generates the analog data voltage Vdata corresponding to the sampled N-bit digital data signal Data, generates the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the M-bit (where M is a positive integer smaller than or equal to N) data value of the sampled N-bit digital data signal Data, mixes the modulated data voltage Vmdata with the analog data voltage Vdata, and supplies the mixed data voltage to the data lines DL.
- N is a positive integer
- the data driver 104 includes, as shown in FIG. 6 , a shift register 120 for sequentially generating a sampling signal, a latch 122 for latching the N-bit digital data signal Data in response to the sampling signal, a digital/analog converter 124 for selecting any one of a plurality of gamma voltages GMA based on the latched N-bit digital data signal Data and generating the selected gamma voltage GMA as the analog data voltage Vdata corresponding to the digital data signal Data, a modulator 130 for generating the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the M-bit data value of the latched N-bit digital data signal Data, a mixer 126 for mixing the modulated data voltage Vmdata with the analog data voltage Vdata, and an output unit 128 for buffering the mixed data voltage Vp and supplying the buffered data voltage to the data lines DL.
- a shift register 120 for sequentially generating a sampling signal
- a latch 122 for latching the N-bit
- the shift register 120 sequentially generates and supplies the sampling signal to the latch 122 in response to a source start pulse SSP and a source shift clock SSC included in the data control signal DCS from the timing controller 108 .
- the latch 122 latches the N-bit digital data signal Data from the timing controller 108 in response to the sampling signal from the shift register 120 on a horizontal line-by-horizontal line basis.
- the latch 122 also supplies the latched N-bit digital data signal Data of one horizontal line to the digital/analog converter 124 in response to a source output enable signal SOE included in the data control signal DCS from the timing controller 108 .
- the digital/analog converter 124 by selecting any one of the plurality of gamma voltages GMA, which are supplied from a gamma voltage generator, not shown, according to the N-bit digital data signal Data from the latch 122 , converts the N-bit digital data signal Data into the analog data voltage Vdata and supplies the converted analog data voltage Vdata to the mixer 126 .
- the N-bit digital data signal Data is of 8 bits
- the plurality of gamma voltages GMA have 256 different levels, as shown in FIG. 7A .
- the digital/analog converter 124 selects any one of the gamma voltages GMA of the 256 different levels corresponding to the N-bit digital data signal Data from the latch 122 and generates the selected gamma voltage as the analog data voltage Vdata.
- the modulator 130 generates the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the digital data signal Data of the M bits of the N bits outputted from the latch 122 and supplies the generated data voltage Vmdata to the mixer 126 .
- the modulator 130 generates a modulated data voltage Vmdata having a different level and a different pulse width depending on the M-bit digital data signal Data supplied from the latch 122 .
- the modulator 130 When the M-bit digital data signal Data inputted from the latch 122 is 8 bits, the modulator 130 generates modulated data voltages Vmdata having 256 different levels and pulse widths. However, when the M-bit digital data signal Data inputted to the modulator 130 is 8 bits, the modulator 130 is increased in size. For this reason, it is assumed in the present invention that the digital data signal Data of the four most significant bits MSB 1 to MSB 4 of the 8 bits outputted from the latch 122 is supplied to the modulator 130 . Thus, the modulator 130 generates a modulated data voltage Vmdata having any one of 16 different levels and any one of 16 different pulse widths, as shown in FIG. 7B , on the basis of the four most significant bits MSB 1 to MSB 4 from the latch 122 , and supplies the generated modulated data voltage Vmdata to the mixer 126 .
- the mixer 126 mixes the modulated data voltage Vmdata from the modulator 130 with the analog data voltage Vdata from the digital/analog converter 124 and supplies the mixed data voltage Vp to the output unit 128 .
- the output unit 128 supplies the data voltage Vp from the mixer 126 to the data lines DL.
- FIG. 8 is a waveform diagram of a gate pulse GP and data voltage Vp which are supplied to the liquid crystal panel 102 in FIG. 5 for one horizontal period.
- a gate pulse GP with a certain width W from the gate driver 106 is supplied to the gate line GL of the liquid crystal panel 102 .
- the mixer 126 supplies the mixed data voltage Vp of the analog data voltage Vdata from the digital/analog converter 124 and the modulated data voltage Vmdata from the modulator 130 to the data line DL of the liquid crystal panel 102 for a first period t 1 of the gate pulse GP in which a gate high voltage VGH is supplied to the gate line.
- the analog data voltage Vdata from the digital/analog converter 124 is supplied to the data line DL of the liquid crystal panel 102 for a second period t 2 of the gate pulse GP subsequent to the first period t 1 in which the gate high voltage VGH is supplied to the gate line.
- the first period t 1 is shorter than the second period t 2 .
- the liquid crystal is pre-driven with a voltage higher than the analog data voltage Vdata by supplying the data voltage Vp including the modulated data voltage Vmdata to the data line DL in the first period t 1 of the gate pulse GP which is supplied to the gate line GL, and then driven in a desired state by supplying an analog data voltage Vp of a desired gray scale to the data line DL in the second period t 2 of the gate pulse GP.
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata and analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- the driving apparatus and method of the liquid crystal display device it is possible to increase the response speed of the liquid crystal even without using a separate memory, so as to prevent degradation in picture quality.
- FIG. 9 shows a first embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 includes a modulated voltage generator 132 for generating the modulated data voltage Vmdata having the different level according to a 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 , a switching control signal generator 134 for generating a switching control signal SCS having a different pulse width according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 , and a switch 136 for supplying the modulated data voltage Vmdata from an output node n 1 of the modulated voltage generator 132 to the mixer 126 in response to the switching control signal SCS.
- a modulated voltage generator 132 for generating the modulated data voltage Vmdata having the different level according to a 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122
- a switching control signal generator 134 for generating a switching control signal SCS having a different pulse width according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the
- the modulated voltage generator 132 includes a first decoder 140 for decoding the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 and outputting the decoded signal at a plurality of output terminals thereof, a plurality of voltage-dividing resistors R 1 to R 16 connected respectively to the output terminals of the first decoder 140 , and a first resistor Rv electrically connected between a drive voltage terminal VDD and each of the voltage-dividing resistors R 1 to R 16 .
- the voltage-dividing resistors R 1 to R 16 have different resistances and are electrically connected between the output node n 1 and the corresponding output terminals of the first decoder 140 .
- the first resistor Rv and the plurality of voltage-dividing resistors R 1 to R 16 constitute a voltage divider circuit for setting the level of a data voltage modulated by the decoding of the first decoder 140 .
- the first decoder 140 decodes the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 to selectively connect any one of the plurality of voltage-dividing resistors R 1 to R 16 to an internal ground voltage source.
- the drive voltage VDD is divided by the first resistor Rv and the selectively connected voltage-dividing resistor and the divided voltage appears at the output node n 1 as the modulated data voltage Vmdata.
- Rx is any one of the plurality of voltage-dividing resistors R 1 to R 16 .
- the modulated voltage generator 132 supplies the modulated data voltage Vmdata with the different level to the switch 136 by selectively connecting any one of the plurality of voltage-dividing resistors R 1 to R 16 to the internal ground voltage source according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 .
- the switching control signal generator 134 includes a second decoder 142 for decoding the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 , and a counter 144 for counting a clock signal CLK correspondingly to the decoded signal from the second decoder 142 to generate the switching control signal SCS with the different pulse width, and supplying the generated switching control signal SCS to the switch 136 synchronously with the source output enable signal SOE.
- a second decoder 142 for decoding the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122
- a counter 144 for counting a clock signal CLK correspondingly to the decoded signal from the second decoder 142 to generate the switching control signal SCS with the different pulse width, and supplying the generated switching control signal SCS to the switch 136 synchronously with the source output enable signal SOE.
- the second decoder 142 decodes the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 and supplies the resulting decoded signal with a different value to the counter 144 .
- the counter 144 counts the clock signal CLK by the decoded value from the second decoder 142 to generate the switching control signal SCS having the pulse width corresponding to the decoded value.
- the counter 144 then supplies the generated switching control signal SCS to the switch 136 synchronously with the source output enable signal SOE.
- the counter 144 may supply the generated switching control signal SCS to the switch 136 synchronously with the gate pulse GP, not the source output enable signal SOE.
- the switch 136 is turned on in response to the switching control signal SCS from the counter 144 in switching control signal generator 134 to supply the modulated data voltage Vmdata from the output node n 1 of the modulated voltage generator 132 to the mixer 126 . At this time, the switch 136 supplies the modulated data voltage Vmdata to the mixer 126 for a period corresponding to the pulse width of the switching control signal SCS.
- the modulator 130 generates the modulated data voltage Vmdata and the switching control signal SCS according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 and sets the level and pulse width of the modulated data voltage Vmdata to be supplied to the mixer 126 .
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata with a level and pulse width corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- the modulator 130 further includes a buffer, not shown, disposed between the output node n 1 of the modulated voltage generator 132 and the switch 136 .
- the buffer functions to buffer the modulated data voltage Vmdata from the output node n 1 of the modulated voltage generator 132 and supply the buffered data voltage to the switch 136 .
- the modulator 130 may generate and supply the modulated data voltage Vmdata with the different level and pulse width to the mixer 126 according to the 4-most significant bits all the way up to the full 8-bit digital data signal Data.
- FIG. 10 shows a second embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 according to the second embodiment is the same in construction as that according to the first embodiment shown in FIG. 9 , with the exception of the switching control signal generator 134 . Therefore, a description will be omitted of the components other than the switching control signal generator 134 .
- the switching control signal generator 134 of the modulator 130 includes a counter 146 for counting the clock signal CLK up to a predetermined value to generate a switching control signal SCS with a fixed pulse width, and supplying the generated switching control signal SCS to the switch 136 synchronously with the source output enable signal SOE.
- the counter 146 counts the clock signal CLK up to the predetermined value to generate the switching control signal SCS.
- the counter 146 then supplies the generated switching control signal SCS to the switch 136 synchronously with the source output enable signal SOE.
- the counter 146 may supply the generated switching control signal SCS to the switch 136 synchronously with the gate pulse GP, not the source output enable signal SOE.
- the switching control signal generator 134 in the modulator 130 generates the switching control signal SCS with the fixed pulse width through the use of the counter 146 to control the switch 136 .
- a modulated data voltage Vmdata with a fixed pulse width is supplied to the mixer 126 irrespective of the M-bit digital data signal Data.
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- FIG. 11 shows a third embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 according to the third embodiment is the same in construction as that according to the first embodiment shown in FIG. 9 , with the exception of the switching control signal generator 134 . Therefore, a description will be omitted of the components other than the switching control signal generator 134 .
- the switching control signal generator 134 of the modulator 130 includes a resistor Rt electrically connected between a first node n 1 , which is the output node of the modulated voltage generator 132 , and a second node n 2 , which is a control terminal of the switch 136 , a first capacitor Ct and a transistor M 1 connected in parallel between the second node n 2 and a ground voltage source, and a clear signal generator 244 for decoding the modulated data voltage Vmdata outputted through the switch 136 according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 to generate a clear signal Cs for turning the transistor M 1 on/off.
- a resistor Rt electrically connected between a first node n 1 , which is the output node of the modulated voltage generator 132 , and a second node n 2 , which is a control terminal of the switch 136 , a first capacitor Ct and a transistor M 1 connected in parallel between the second node
- the resistor Rt supplies a voltage at the first node n 1 to the second node n 2 .
- the first capacitor Ct constitutes an RC circuit with the resistor Rt to turn on a voltage at the second node n 2 , namely, the switch 136 .
- the switch 136 is turned on to supply the modulated data voltage Vmdata from the modulated voltage generator 132 to the mixer 126 .
- the transistor M 1 electrically connects the second node n 2 to the ground voltage source in response to the clear signal Cs from the clear signal generator 244 so as to discharge the voltage charged on the first capacitor Ct.
- the clear signal generator 244 decodes the modulated data voltage Vmdata which is supplied to the mixer 126 through the switch 136 , according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 , to generate the clear signal Cs.
- the clear signal generator 244 includes, as shown in FIG. 12 , a buffer 245 for buffering the modulated data voltage Vmdata which is supplied to the mixer 126 , a resistor Rd electrically connected between an output terminal n 0 of the clear signal generator 244 , which is connected to a control terminal of the transistor M 1 , and the buffer 245 , a plurality of second capacitors C 1 to C 16 connected in parallel to the output terminal n 0 , and a second decoder 242 for selecting any one of the second capacitors C 1 to C 16 according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 .
- a buffer 245 for buffering the modulated data voltage Vmdata which is supplied to the mixer 126
- a resistor Rd electrically connected between an output terminal n 0 of the clear signal generator 244 , which is connected to a control terminal of the transistor M 1 , and the buffer 245 , a plurality of second capacitors C 1 to C
- the buffer 245 buffers the modulated data voltage Vmdata which is supplied to the mixer 126 through the switch 136 , and supplies the buffered voltage to the resistor Rd.
- Each of the second capacitors C 1 to C 16 has a first electrode electrically connected to the output terminal n 0 , and a second electrode electrically connected to the second decoder 242 . These capacitors C 1 to C 16 have different capacitances, so that they have charging characteristics as shown in FIG. 13 .
- the second decoder 242 decodes the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 to selectively connect the second electrode of any one of the plurality of second capacitors C 1 to C 16 to an internal ground voltage source.
- the selectively connected second capacitor and the resistor Rt constitute an RC circuit.
- the clear signal generator 244 selects any one of the second capacitors C 1 to C 16 according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ) from the latch 122 and connects the selected second capacitor to the ground voltage source, so as to charge the voltage inputted through the buffer 245 on the selected second capacitor.
- the clear signal generator 244 generates a clear signal Cs corresponding to the voltage charged on the second capacitor selected by the second decoder 242 , and supplies the generated clear signal Cs to the transistor M 1 .
- the clear signal Cs has a first logic state when the voltage charged on the selected one of the second capacitors C 1 to C 16 is lower than a threshold voltage Vth of the transistor M 1 , and a second logic state when the charged voltage is higher than or equal to the threshold voltage Vth of the transistor M 1 .
- the second logic state has a voltage level capable of turning on the transistor M 1
- the first logic state has a voltage level capable of turning off the transistor M 1 .
- the transistor M 1 discharges the voltage at the second node n 2 to the ground voltage source.
- the switching control signal generator 134 sets the time t 1 for which the modulated data voltage Vmdata is supplied to the mixer 126 , by generating a switching control signal SCS with a different pulse width based on the clear signal Cs generated according to the 4-most significant bit digital data signal (MSB 1 to MSB 4 ).
- the clear signal generator 244 may further include, as shown in FIG. 14 , an inverter 246 connected between the output terminal n 0 and the control terminal of the transistor M 1 .
- the inverter 246 inverts the clear signal Cs from the output terminal n 0 and supply the inverted clear signal to the control terminal of the transistor M 1 .
- the transistor M 1 is preferably of a P type.
- the clear signal generator 244 may further include two inverters which are connected between the output terminal n 0 and the control terminal of the transistor M 1 to invert the clear signal Cs from the output terminal n 0 two times and supply the non-inverted clear signal to the control terminal of the transistor M 1 .
- the transistor M 1 is preferably of an N type.
- the switching control signal generator 134 in the modulator 130 generates the clear signal Cs corresponding to the M-bit digital data signal Data to control the switch 136 .
- a modulated data voltage Vmdata with a different level and different pulse width depending on the M-bit digital data signal Data is supplied to the mixer 126 .
- the switching control signal generator 134 in the modulator 130 turns on the switch 136 through the use of the first capacitor Ct and resistor Rt to supply a modulated data voltage Vmdata having a different pulse width and a level corresponding to the M-bit digital data signal Data to the mixer 126 in the first period t 1 of the gate pulse GP.
- the switching control signal generator 134 also turns off the switch 136 by generating the clear signal Cs corresponding to the M-bit digital data signal Data to discharge the voltage stored in the first capacitor Ct in the second period t 2 of the gate pulse GP.
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a different pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- FIG. 15 shows a fourth embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 according to the fourth embodiment is the same in construction as that according to the first embodiment shown in FIG. 9 , with the exception of the switching control signal generator 134 . Therefore, a description will be omitted of the components other than the switching control signal generator 134 .
- the switching control signal generator 134 of the modulator 130 includes a resistor Rt electrically connected between a first node n 1 , which is the output node of the modulated voltage generator 132 , and a second node n 2 , which is a control terminal of the switch 136 , a first capacitor Ct and a transistor M 1 connected in parallel between the second node n 2 and a ground voltage source, and a clear signal generator 344 for generating a clear signal Cs for turning the transistor M 1 on/off, using the modulated data voltage Vmdata outputted through the switch 136 .
- the resistor Rt supplies a voltage at the first node n 1 to the second node n 2 .
- the first capacitor Ct constitutes an RC circuit with the resistor Rt to turn on a voltage at the second node n 2 , namely, the switch 136 .
- the switch 136 is turned on to supply the modulated data voltage Vmdata from the modulated voltage generator 132 to the mixer 126 .
- the transistor M 1 electrically connects the second node n 2 to the ground voltage source in response to the clear signal Cs from the clear signal generator 344 so as to discharge the voltage charged on the first capacitor Ct.
- the clear signal generator 344 generates the clear signal Cs for turning the transistor M 1 on/off, using the modulated data voltage Vmdata which is supplied to the mixer 126 through the switch 136 .
- the clear signal generator 344 includes, as shown in FIG. 16 , a buffer 345 for buffering the modulated data voltage Vmdata, a resistor Rd electrically connected between an output terminal n 0 of the clear signal generator 344 , which is connected to a control terminal of the transistor M 1 , and the buffer 345 , and a second capacitor Cd electrically connected between the output terminal n 0 and the ground voltage source.
- the buffer 345 buffers the modulated data voltage Vmdata which is supplied to the mixer 126 , and supplies the buffered voltage to the resistor Rd.
- the resistor Rd and the second capacitor Cd cooperate to delay the modulated data voltage Vmdata supplied from the buffer 345 by an RC time constant to generate the clear signal Cs, and supply the generated clear signal Cs to the control terminal of the transistor M 1 .
- the RC time constant of the resistor Rd and second capacitor Cd is set to a value to turn the transistor M 1 on by generating the clear signal Cs for the second period t 2 of the gate pulse GP supplied to the gate line.
- the clear signal generator 344 may further include at least one inverter connected between the output terminal n 0 and the control terminal of the transistor M 1 .
- the switching control signal generator 134 in the modulator 130 turns on the switch 136 through the use of the first capacitor Ct and resistor Rt to supply a modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data to the mixer 126 in the first period t 1 of the gate pulse GP.
- the switching control signal generator 134 also turns off the switch 136 by discharging the voltage stored in the first capacitor Ct in the second period t 2 of the gate pulse GP through the use of the clear signal generator 344 and transistor M 1 .
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- FIG. 17 shows a fifth embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 according to the fifth embodiment is the same in construction as that according to the first embodiment shown in FIG. 9 , with the exception of the modulated voltage generator 132 . Therefore, a description will be omitted of the components other than the modulated voltage generator 132 .
- the modulated voltage generator 132 of the modulator 130 includes first and second voltage-dividing resistors Rv and Rf connected in series between a drive voltage VDD and a ground voltage, and an output node n 1 provided between the first and second voltage-dividing resistors Rv and Rf and electrically connected to the switch 136 .
- the first and second voltage-dividing resistors Rv and Rf cooperate to divide the drive voltage VDD by their resistances and supply the divided voltage of a fixed level to the switch 136 .
- the modulated voltage generator 132 of the modulator 130 generates the modulated data voltage Vmdata of the fixed level through the use of the first and second voltage-dividing resistors Rv and Rf and supplies the generated data voltage to the switch 136 .
- the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a level fixed irrespective of the M-bit digital data signal Data and a pulse width based on the M-bit digital data signal Data and a analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- FIG. 18 shows a sixth embodiment of the modulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown in FIGS. 5 and 6 .
- the modulator 130 according to the sixth embodiment is the same in construction as that according to the third embodiment shown in FIG. 11 , with the exception of the modulated voltage generator 132 . Therefore, a description will be omitted of the components other than the modulated voltage generator 132 .
- the modulated voltage generator 132 of the modulator 130 includes first and second voltage-dividing resistors Rv and Rf connected in series between a drive voltage VDD and a ground voltage, and an output node n 1 provided between the first and second voltage-dividing resistors Rv and Rf and electrically connected to the switch 136 .
- the first and second voltage-dividing resistors Rv and Rf cooperate to divide the drive voltage VDD by their resistances and supply the divided voltage of a fixed level to the switch 136 .
- the modulated voltage generator 132 of the modulator 130 generates the modulated data voltage Vmdata of the fixed level through the use of the first and second voltage-dividing resistors Rv and Rf and supplies the generated data voltage to the switch 136 .
- the liquid crystal is driven at high speed with a mixed data voltage of a modulated data voltage Vmdata having a level fixed irrespective of the M-bit digital data signal Data and a pulse width based on the M-bit digital data signal Data and the analog data voltage Vdata in the first period t 1 of the scan period of the liquid crystal panel 102 , and then normally driven with the analog data voltage Vdata in the second period t 2 subsequent to the first period t 1 .
- the present invention provides a driving apparatus and method of a liquid crystal display device in which a liquid crystal is pre-driven with a modulated data voltage higher than an analog data voltage corresponding to a digital data signal by supplying a data voltage including the modulated data voltage to a data line in a first period of a gate pulse which is supplied to a gate line, and then driven in a desired state by supplying an analog data voltage of a desired gray scale to the data line in a second period of the gate pulse.
- the driving apparatus and method of the liquid crystal display device it is possible to increase the response speed of the liquid crystal without using a separate memory, so as to prevent degradation in picture quality. Furthermore, because a separate memory is not used, it is possible to decrease the cost of the liquid crystal display.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
Abstract
Description
- This application claims the benefit of Korean Patent Application No. P05-18626, filed on, Mar. 7, 2005 which is hereby incorporated by reference as if fully set forth herein.
- The present invention relates to a liquid crystal display device, and more particularly, to an apparatus and method for driving a liquid crystal display device, wherein the response speed of a liquid crystal can be increased even without using a memory, thereby preventing degradation in picture quality.
- Liquid crystal display devices have been used in may different types of electronic equipment. Liquid crystal display devices adjust light transmittance of liquid crystal cells according to a video signal so as to display an image. An active matrix type liquid crystal display device has a switching element formed for every liquid crystal cell and is suitable for the display of a moving image. A thin film transistor (TFT) is mainly used as the switching element in the active matrix type liquid crystal display device.
- However, the liquid crystal display device has a relatively slow response speed due to characteristics such as the inherent viscosity and elasticity of a liquid crystal, as can be seen from the following
Equations 1 and 2:
where τr is a rising time when a voltage is applied to the liquid crystal, Va is the applied voltage, VF is a Freederick transition voltage at which liquid crystal molecules start to be inclined, d is a liquid crystal cell gap, and γ is the rotational viscosity of the liquid crystal molecules.
where τF is a falling time when the liquid crystal is returned to its original position owing to an elastic restoration force after the voltage applied to the liquid crystal is turned off, and K is the inherent elastic modulus of the liquid crystal. - In a twisted nematic (TN) mode, although the response speed of the liquid crystal may be different according to the physical properties and cell gap of the liquid crystal, it is common that the rising time is 20 to 80 ms and the falling time is 20 to 30 ms. Because this liquid crystal response speed is longer than one frame period (16.67 ms in National Television Standards Committee (NTSC)) of a moving image, the response of the liquid crystal proceeds to the next frame before a voltage being charged on the liquid crystal reaches a desired level, as shown in
FIG. 1 , resulting in motion blurring in which an afterimage is left in the eyeplane. - With reference to
FIG. 1 , a conventional liquid crystal display device cannot express a desired color and brightness for display of a moving image in that, when data VD is changed from one level to another level, the corresponding display brightness level BL is unable to reach a desired value due to a slow response of the liquid crystal display device. As a result, the motion blurring occurs in the moving image, causing degradation in contrast ratio and, in turn, degradation in display quality. - In order to solve the low response speed of the liquid crystal display device, U.S. Pat. No. 5,495,265 and PCT International Publication No. WO 99/09967 has proposed a method for modulating data according to a variation therein using a look-up table (referred to hereinafter as a ‘high-speed driving method’). This high-speed driving method is adapted to modulate data on the basis of a principle as shown in
FIG. 2 . - With reference to
FIG. 2 , the conventional high-speed driving method includes modulating input data VD and applying the modulated data MVD to a liquid crystal cell to obtain a desired brightness level MBL. In this high-speed driving method, in order to obtain the desired brightness level corresponding to the luminance of the input data in one frame period, the response of a liquid crystal is rapidly accelerated by increasing |Va2−VF 2| in theEquation 1 on the basis of a variation in the input data. - Accordingly, a conventional liquid crystal display device using the high-speed driving method is able to compensate for a slow response of a liquid crystal by modulation of a data value to relax motion blurring in a moving image, so as to display a picture with a desired color and brightness.
- In detail, in order to reduce the memory capacity burden in the hardware implementation, the conventional high-speed driving method performs modulation by comparing only respective most significant bits MSB of a previous frame Fn−1 and current frame Fn with each other, as shown in
FIG. 3 . In other words, the conventional high-speed driving method compares respective most significant bit data MSB of the previous frame Fn−1 and current frame Fn with each other to determine whether there is a variation between the two most significant bit data MSB. If there is a variation between the two most significant bit data MSB, the corresponding modulated data MRGB is selected from a look-up table as most significant bit data MSB of the current frame Fn. -
FIG. 4 shows the configuration of a conventional high-speed driving apparatus in which the aforementioned high-speed driving method is implemented. - With reference to
FIG. 4 , the conventional high-speed driving apparatus comprises aframe memory 43 connected to a most significantbit bus line 42, and a look-up table 44 connected in common to output terminals of the most significantbit bus line 42 andframe memory 43. - The
frame memory 43 stores most significant bit data MSB for one frame period and supplies the stored data to the look-up table 44. Here, the most significant bit data MSB is set to four most significant bits of 8-bit source data RGB. - The look-up table 44 compares most significant bit data MSB of a current frame Fn inputted from the most significant
bit bus line 42 with most significant bit data MSB of a previous frame Fn−1 inputted from theframe memory 43, as in Table 1 below, and selects modulated data MRGB corresponding to the comparison result. The modulated data MRGB is added to least significant bit data LSB from a least significantbit bus line 41 and then supplied to a liquid crystal display device. - Where the most significant bit data MSB is limited to four bits, the modulated data MRGB registered in the look-up table 44 of the high-speed driving apparatus and method is as follows:
TABLE 1 Current Frame 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Previous 0 0 1 3 4 6 7 9 10 11 12 14 15 15 15 15 15 Frame 1 0 1 2 4 5 7 9 10 11 12 13 14 15 15 15 15 2 0 1 2 3 5 7 8 9 10 12 13 14 15 15 15 15 3 0 1 2 3 5 6 8 9 10 11 12 14 14 15 15 15 4 0 0 1 2 4 6 7 9 10 11 12 13 14 15 15 15 5 0 0 0 2 3 5 7 8 9 11 12 13 14 15 15 15 6 0 0 0 1 3 4 6 8 9 10 11 13 14 15 15 15 7 0 0 0 1 2 4 5 7 8 10 11 12 14 14 15 15 8 0 0 0 1 2 3 5 6 8 9 11 12 13 14 15 15 9 0 0 0 1 2 3 4 6 7 9 10 12 13 14 15 15 10 0 0 0 0 1 2 4 5 7 8 10 11 13 14 15 15 11 0 0 0 0 0 2 3 5 6 7 9 11 12 14 15 15 12 0 0 0 0 0 1 3 4 5 7 8 10 12 13 15 15 13 0 0 0 0 0 1 2 3 4 6 8 10 11 13 14 15 14 0 0 0 0 0 0 1 2 3 5 7 9 11 13 14 15 15 0 0 0 0 0 0 0 1 2 4 6 9 11 13 14 15 - In the above Table 1, the leftmost column represents the data voltage VDn−1 of the previous frame Fn−1 and the uppermost row represents the data voltage VDn of the current frame Fn. Also, the Table 1 includes look-up table information obtained by expressing four most significant bits in decimal form.
- In the above-mentioned high-speed driving apparatus and method, a digital memory, such as the look-up table 44, is used to generate modulated data MRGB by comparing the data of the previous frame Fn−1 and current frame Fn with each other. The use of the digital memory increases chip size as well as manufacturing costs.
- The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:
-
FIG. 1 is a waveform diagram illustrating a data-dependent brightness variation in a conventional liquid crystal display device; -
FIG. 2 is a waveform diagram illustrating a data modulation-dependent brightness variation in a conventional high-speed driving method of a liquid crystal display device; -
FIG. 3 is a view illustrating most significant bit data modulation in a conventional high-speed driving apparatus of a liquid crystal display device; -
FIG. 4 is a block diagram of the conventional high-speed driving apparatus; -
FIG. 5 is a block diagram schematically showing the configuration of a driving apparatus of a liquid crystal display device according to an embodiment of the present invention; -
FIG. 6 is a schematic view of a data driver inFIG. 5 ; -
FIG. 7A is a view illustrating the levels of gamma voltages which are supplied to a digital/analog converter inFIG. 6 , or the levels of modulated data voltages which are outputted from a modulator inFIG. 6 ; -
FIG. 7B is a view illustrating the levels of the modulated data voltages which are outputted from the modulator inFIG. 6 ; -
FIG. 8 is a waveform diagram illustrating waveforms which are supplied to gate lines and data lines of a liquid crystal panel inFIG. 5 ; -
FIG. 9 is a view showing a first embodiment of the modulator inFIG. 6 ; -
FIG. 10 is a view showing a second embodiment of the modulator inFIG. 6 ; -
FIG. 11 is a view showing a third embodiment of the modulator inFIG. 6 ; -
FIG. 12 is a view showing a first embodiment of a clear signal generator inFIG. 11 ; -
FIG. 13 is a waveform diagram illustrating voltages stored in respective capacitors inFIG. 12 ; -
FIG. 14 is a view showing a second embodiment of the clear signal generator inFIG. 11 ; -
FIG. 15 is a view showing a fourth embodiment of the modulator inFIG. 6 ; -
FIG. 16 is a view showing the configuration of a clear signal generator inFIG. 15 ; -
FIG. 17 is a view showing a fifth embodiment of the modulator inFIG. 6 ; and -
FIG. 18 is a view showing a sixth embodiment of the modulator inFIG. 6 . - Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
-
FIG. 5 is a block diagram schematically showing the configuration of a driving apparatus of a liquid crystal display device according to an embodiment of the present invention. - With reference to
FIG. 5 , the driving apparatus of the liquid crystal display device according to the embodiment of the present invention comprises aliquid crystal panel 102 including a plurality of gate lines GL1 to GLn and a plurality of data lines DL1 to DLm arranged perpendicularly to each other for defining cell areas, agate driver 106 for driving the gate lines GL1 to GLn of theliquid crystal panel 102, and adata driver 104 for sampling an input N-bit (where N is a positive integer) digital data signal Data, generating an analog data voltage Vdata corresponding to the sampled N-bit digital data signal Data, generating a modulated data voltage Vmdata for acceleration of the response speed of a liquid crystal according to an M-bit (where M is a positive integer smaller than or equal to N) data value of the sampled N-bit digital data signal Data, mixing the modulated data voltage Vmdata with the analog data voltage Vdata, and supplying the mixed data voltage to the data lines DL. The driving apparatus of the liquid crystal display device further comprises atiming controller 108 for controlling driving timings of the data andgate drivers data driver 104. - The
liquid crystal panel 102 further includes a plurality of thin film transistors (TFTs) formed respectively at intersections of the gate lines GL1 to GLn and the data lines DL1 to DLm, and a plurality of liquid crystal cells connected respectively to the TFTs. Each TFT supplies an analog data voltage from an associated one of the data lines DL1 to DLm to an associated one of the liquid crystal cells in response to a gate pulse from an associated one of the gate lines GL1 to GLn. Each liquid crystal cell can be equivalently expressed as a liquid crystal capacitor Clc because it is provided with a common electrode facing via the liquid crystal, and a pixel electrode connected to the associated TFT. This liquid crystal cell includes a storage capacitor Cst for maintaining an analog data voltage charged on the liquid crystal capacitor Clc until the next data signal is charged thereon. - The
timing controller 108 arranges source data RGB externally supplied thereto into a digital data signal Data appropriate to the driving of theliquid crystal panel 102, and supplies the arranged digital data signal Data to thedata driver 104. Thetiming controller 108 also generates a data control signal DCS and a gate control signal GCS using a main clock MCLK, a data enable signal DE, and horizontal and vertical synchronous signals Hsync and Vsync externally inputted thereto, and applies the generated data control signal DCS and gate control signal GCS respectively to the data andgate drivers - The
gate driver 106 sequentially generates and supplies a gate pulse to the gate lines GL1 to GLn in response to the gate control signal GCS from thetiming controller 108 to turn the TFTs on/off. The gate control signal GCS preferably includes a gate start pulse GSP, a gate shift clock GSC, and a gate output enable signal GOE. The gate pulse preferably includes a gate high voltage VGH for turning the TFTs on, and a gate low voltage VGL for turning the TFTs off. - The
data driver 104 samples the N-bit (where N is a positive integer) digital data signal Data from thetiming controller 108 in response to the data control signal DCS therefrom, generates the analog data voltage Vdata corresponding to the sampled N-bit digital data signal Data, generates the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the M-bit (where M is a positive integer smaller than or equal to N) data value of the sampled N-bit digital data signal Data, mixes the modulated data voltage Vmdata with the analog data voltage Vdata, and supplies the mixed data voltage to the data lines DL. - To this end, the
data driver 104 includes, as shown inFIG. 6 , ashift register 120 for sequentially generating a sampling signal, alatch 122 for latching the N-bit digital data signal Data in response to the sampling signal, a digital/analog converter 124 for selecting any one of a plurality of gamma voltages GMA based on the latched N-bit digital data signal Data and generating the selected gamma voltage GMA as the analog data voltage Vdata corresponding to the digital data signal Data, amodulator 130 for generating the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the M-bit data value of the latched N-bit digital data signal Data, amixer 126 for mixing the modulated data voltage Vmdata with the analog data voltage Vdata, and anoutput unit 128 for buffering the mixed data voltage Vp and supplying the buffered data voltage to the data lines DL. - The
shift register 120 sequentially generates and supplies the sampling signal to thelatch 122 in response to a source start pulse SSP and a source shift clock SSC included in the data control signal DCS from thetiming controller 108. - The
latch 122 latches the N-bit digital data signal Data from thetiming controller 108 in response to the sampling signal from theshift register 120 on a horizontal line-by-horizontal line basis. Thelatch 122 also supplies the latched N-bit digital data signal Data of one horizontal line to the digital/analog converter 124 in response to a source output enable signal SOE included in the data control signal DCS from thetiming controller 108. - The digital/
analog converter 124, by selecting any one of the plurality of gamma voltages GMA, which are supplied from a gamma voltage generator, not shown, according to the N-bit digital data signal Data from thelatch 122, converts the N-bit digital data signal Data into the analog data voltage Vdata and supplies the converted analog data voltage Vdata to themixer 126. Preferably, when the N-bit digital data signal Data is of 8 bits, the plurality of gamma voltages GMA have 256 different levels, as shown inFIG. 7A . In this case, the digital/analog converter 124 selects any one of the gamma voltages GMA of the 256 different levels corresponding to the N-bit digital data signal Data from thelatch 122 and generates the selected gamma voltage as the analog data voltage Vdata. - The
modulator 130 generates the modulated data voltage Vmdata for acceleration of the response speed of the liquid crystal according to the digital data signal Data of the M bits of the N bits outputted from thelatch 122 and supplies the generated data voltage Vmdata to themixer 126. - In detail, the
modulator 130 generates a modulated data voltage Vmdata having a different level and a different pulse width depending on the M-bit digital data signal Data supplied from thelatch 122. - When the M-bit digital data signal Data inputted from the
latch 122 is 8 bits, themodulator 130 generates modulated data voltages Vmdata having 256 different levels and pulse widths. However, when the M-bit digital data signal Data inputted to themodulator 130 is 8 bits, themodulator 130 is increased in size. For this reason, it is assumed in the present invention that the digital data signal Data of the four most significant bits MSB1 to MSB4 of the 8 bits outputted from thelatch 122 is supplied to themodulator 130. Thus, themodulator 130 generates a modulated data voltage Vmdata having any one of 16 different levels and any one of 16 different pulse widths, as shown inFIG. 7B , on the basis of the four most significant bits MSB1 to MSB4 from thelatch 122, and supplies the generated modulated data voltage Vmdata to themixer 126. - The
mixer 126 mixes the modulated data voltage Vmdata from themodulator 130 with the analog data voltage Vdata from the digital/analog converter 124 and supplies the mixed data voltage Vp to theoutput unit 128. - The
output unit 128 supplies the data voltage Vp from themixer 126 to the data lines DL. -
FIG. 8 is a waveform diagram of a gate pulse GP and data voltage Vp which are supplied to theliquid crystal panel 102 inFIG. 5 for one horizontal period. - Referring to
FIG. 8 in connection withFIG. 6 , a gate pulse GP with a certain width W from thegate driver 106 is supplied to the gate line GL of theliquid crystal panel 102. Synchronously with this gate pulse GP, themixer 126 supplies the mixed data voltage Vp of the analog data voltage Vdata from the digital/analog converter 124 and the modulated data voltage Vmdata from themodulator 130 to the data line DL of theliquid crystal panel 102 for a first period t1 of the gate pulse GP in which a gate high voltage VGH is supplied to the gate line. Then, the analog data voltage Vdata from the digital/analog converter 124 is supplied to the data line DL of theliquid crystal panel 102 for a second period t2 of the gate pulse GP subsequent to the first period t1 in which the gate high voltage VGH is supplied to the gate line. Preferably, the first period t1 is shorter than the second period t2. - Therefore, in the driving apparatus and method of the liquid crystal display device according to the embodiment of the present invention, the liquid crystal is pre-driven with a voltage higher than the analog data voltage Vdata by supplying the data voltage Vp including the modulated data voltage Vmdata to the data line DL in the first period t1 of the gate pulse GP which is supplied to the gate line GL, and then driven in a desired state by supplying an analog data voltage Vp of a desired gray scale to the data line DL in the second period t2 of the gate pulse GP. In other words, in the driving apparatus and method of the liquid crystal display device according to the embodiment of the present invention, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata and analog data voltage Vdata in the first period t1 of the scan period of the
liquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. - Hence, in the driving apparatus and method of the liquid crystal display device according to the embodiment of the present invention, it is possible to increase the response speed of the liquid crystal even without using a separate memory, so as to prevent degradation in picture quality.
-
FIG. 9 shows a first embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 9 in connection withFIG. 6 , themodulator 130 according to the first embodiment includes a modulatedvoltage generator 132 for generating the modulated data voltage Vmdata having the different level according to a 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122, a switchingcontrol signal generator 134 for generating a switching control signal SCS having a different pulse width according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122, and aswitch 136 for supplying the modulated data voltage Vmdata from an output node n1 of the modulatedvoltage generator 132 to themixer 126 in response to the switching control signal SCS. - The modulated
voltage generator 132 includes afirst decoder 140 for decoding the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 and outputting the decoded signal at a plurality of output terminals thereof, a plurality of voltage-dividing resistors R1 to R16 connected respectively to the output terminals of thefirst decoder 140, and a first resistor Rv electrically connected between a drive voltage terminal VDD and each of the voltage-dividing resistors R1 to R16. - The voltage-dividing resistors R1 to R16 have different resistances and are electrically connected between the output node n1 and the corresponding output terminals of the
first decoder 140. The first resistor Rv and the plurality of voltage-dividing resistors R1 to R16 constitute a voltage divider circuit for setting the level of a data voltage modulated by the decoding of thefirst decoder 140. - The
first decoder 140 decodes the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 to selectively connect any one of the plurality of voltage-dividing resistors R1 to R16 to an internal ground voltage source. As a result, the drive voltage VDD is divided by the first resistor Rv and the selectively connected voltage-dividing resistor and the divided voltage appears at the output node n1 as the modulated data voltage Vmdata. At this time, the modulated data voltage Vmdata can be expressed by the following Equation 3: - In the Equation 3, Rx is any one of the plurality of voltage-dividing resistors R1 to R16.
- In this manner, the modulated
voltage generator 132 supplies the modulated data voltage Vmdata with the different level to theswitch 136 by selectively connecting any one of the plurality of voltage-dividing resistors R1 to R16 to the internal ground voltage source according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122. - The switching
control signal generator 134 includes asecond decoder 142 for decoding the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122, and acounter 144 for counting a clock signal CLK correspondingly to the decoded signal from thesecond decoder 142 to generate the switching control signal SCS with the different pulse width, and supplying the generated switching control signal SCS to theswitch 136 synchronously with the source output enable signal SOE. - The
second decoder 142 decodes the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 and supplies the resulting decoded signal with a different value to thecounter 144. - The
counter 144 counts the clock signal CLK by the decoded value from thesecond decoder 142 to generate the switching control signal SCS having the pulse width corresponding to the decoded value. Thecounter 144 then supplies the generated switching control signal SCS to theswitch 136 synchronously with the source output enable signal SOE. Alternatively, thecounter 144 may supply the generated switching control signal SCS to theswitch 136 synchronously with the gate pulse GP, not the source output enable signal SOE. - The
switch 136 is turned on in response to the switching control signal SCS from thecounter 144 in switchingcontrol signal generator 134 to supply the modulated data voltage Vmdata from the output node n1 of the modulatedvoltage generator 132 to themixer 126. At this time, theswitch 136 supplies the modulated data voltage Vmdata to themixer 126 for a period corresponding to the pulse width of the switching control signal SCS. - In this manner, the
modulator 130 according to the first embodiment generates the modulated data voltage Vmdata and the switching control signal SCS according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 and sets the level and pulse width of the modulated data voltage Vmdata to be supplied to themixer 126. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the first embodiment, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata with a level and pulse width corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. - Preferably, the
modulator 130 according to the first embodiment further includes a buffer, not shown, disposed between the output node n1 of the modulatedvoltage generator 132 and theswitch 136. The buffer functions to buffer the modulated data voltage Vmdata from the output node n1 of the modulatedvoltage generator 132 and supply the buffered data voltage to theswitch 136. - On the other hand, although the
modulator 130 according to the first embodiment has been disclosed as using only the four most significant bits of the 8-bit digital data signal Data outputted from thelatch 122, the present invention is not limited thereto. For example, themodulator 130 may generate and supply the modulated data voltage Vmdata with the different level and pulse width to themixer 126 according to the 4-most significant bits all the way up to the full 8-bit digital data signal Data. -
FIG. 10 shows a second embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 10 in connection withFIG. 6 , themodulator 130 according to the second embodiment is the same in construction as that according to the first embodiment shown inFIG. 9 , with the exception of the switchingcontrol signal generator 134. Therefore, a description will be omitted of the components other than the switchingcontrol signal generator 134. - The switching
control signal generator 134 of themodulator 130 according to the second embodiment includes acounter 146 for counting the clock signal CLK up to a predetermined value to generate a switching control signal SCS with a fixed pulse width, and supplying the generated switching control signal SCS to theswitch 136 synchronously with the source output enable signal SOE. - The
counter 146 counts the clock signal CLK up to the predetermined value to generate the switching control signal SCS. Thecounter 146 then supplies the generated switching control signal SCS to theswitch 136 synchronously with the source output enable signal SOE. - Alternatively, the
counter 146 may supply the generated switching control signal SCS to theswitch 136 synchronously with the gate pulse GP, not the source output enable signal SOE. - In this manner, the switching
control signal generator 134 in themodulator 130 according to the second embodiment generates the switching control signal SCS with the fixed pulse width through the use of thecounter 146 to control theswitch 136. As a result, a modulated data voltage Vmdata with a fixed pulse width is supplied to themixer 126 irrespective of the M-bit digital data signal Data. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the second embodiment, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. -
FIG. 11 shows a third embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 11 in connection withFIG. 6 , themodulator 130 according to the third embodiment is the same in construction as that according to the first embodiment shown inFIG. 9 , with the exception of the switchingcontrol signal generator 134. Therefore, a description will be omitted of the components other than the switchingcontrol signal generator 134. - The switching
control signal generator 134 of themodulator 130 according to the third embodiment includes a resistor Rt electrically connected between a first node n1, which is the output node of the modulatedvoltage generator 132, and a second node n2, which is a control terminal of theswitch 136, a first capacitor Ct and a transistor M1 connected in parallel between the second node n2 and a ground voltage source, and aclear signal generator 244 for decoding the modulated data voltage Vmdata outputted through theswitch 136 according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 to generate a clear signal Cs for turning the transistor M1 on/off. - The resistor Rt supplies a voltage at the first node n1 to the second node n2. The first capacitor Ct constitutes an RC circuit with the resistor Rt to turn on a voltage at the second node n2, namely, the
switch 136. As a result, while a voltage is charged on the first capacitor Ct by the RC circuit of the first capacitor Ct and resistor Rt, theswitch 136 is turned on to supply the modulated data voltage Vmdata from the modulatedvoltage generator 132 to themixer 126. - The transistor M1 electrically connects the second node n2 to the ground voltage source in response to the clear signal Cs from the
clear signal generator 244 so as to discharge the voltage charged on the first capacitor Ct. - The
clear signal generator 244 decodes the modulated data voltage Vmdata which is supplied to themixer 126 through theswitch 136, according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122, to generate the clear signal Cs. - To this end, the
clear signal generator 244 includes, as shown inFIG. 12 , abuffer 245 for buffering the modulated data voltage Vmdata which is supplied to themixer 126, a resistor Rd electrically connected between an output terminal n0 of theclear signal generator 244, which is connected to a control terminal of the transistor M1, and thebuffer 245, a plurality of second capacitors C1 to C16 connected in parallel to the output terminal n0, and asecond decoder 242 for selecting any one of the second capacitors C1 to C16 according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122. - The
buffer 245 buffers the modulated data voltage Vmdata which is supplied to themixer 126 through theswitch 136, and supplies the buffered voltage to the resistor Rd. - Each of the second capacitors C1 to C16 has a first electrode electrically connected to the output terminal n0, and a second electrode electrically connected to the
second decoder 242. These capacitors C1 to C16 have different capacitances, so that they have charging characteristics as shown inFIG. 13 . - The
second decoder 242 decodes the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 to selectively connect the second electrode of any one of the plurality of second capacitors C1 to C16 to an internal ground voltage source. As a result, the selectively connected second capacitor and the resistor Rt constitute an RC circuit. - With this configuration, the
clear signal generator 244 selects any one of the second capacitors C1 to C16 according to the 4-most significant bit digital data signal (MSB1 to MSB4) from thelatch 122 and connects the selected second capacitor to the ground voltage source, so as to charge the voltage inputted through thebuffer 245 on the selected second capacitor. Thus, theclear signal generator 244 generates a clear signal Cs corresponding to the voltage charged on the second capacitor selected by thesecond decoder 242, and supplies the generated clear signal Cs to the transistor M1. - The clear signal Cs has a first logic state when the voltage charged on the selected one of the second capacitors C1 to C16 is lower than a threshold voltage Vth of the transistor M1, and a second logic state when the charged voltage is higher than or equal to the threshold voltage Vth of the transistor M1. Preferably, the second logic state has a voltage level capable of turning on the transistor M1, and the first logic state has a voltage level capable of turning off the transistor M1.
- As being turned on by the clear signal Cs of the second logic state generated depending on the capacitance of each of the second capacitors C1 to C16, the transistor M1 discharges the voltage at the second node n2 to the ground voltage source. As a result, the switching
control signal generator 134 sets the time t1 for which the modulated data voltage Vmdata is supplied to themixer 126, by generating a switching control signal SCS with a different pulse width based on the clear signal Cs generated according to the 4-most significant bit digital data signal (MSB1 to MSB4). - Alternatively, the
clear signal generator 244 may further include, as shown inFIG. 14 , aninverter 246 connected between the output terminal n0 and the control terminal of the transistor M1. - The
inverter 246 inverts the clear signal Cs from the output terminal n0 and supply the inverted clear signal to the control terminal of the transistor M1. In this case, the transistor M1 is preferably of a P type. - As another alternative, the
clear signal generator 244 may further include two inverters which are connected between the output terminal n0 and the control terminal of the transistor M1 to invert the clear signal Cs from the output terminal n0 two times and supply the non-inverted clear signal to the control terminal of the transistor M1. In this case, the transistor M1 is preferably of an N type. - In this manner, the switching
control signal generator 134 in themodulator 130 according to the third embodiment generates the clear signal Cs corresponding to the M-bit digital data signal Data to control theswitch 136. As a result, a modulated data voltage Vmdata with a different level and different pulse width depending on the M-bit digital data signal Data is supplied to themixer 126. - In other words, the switching
control signal generator 134 in themodulator 130 according to the third embodiment turns on theswitch 136 through the use of the first capacitor Ct and resistor Rt to supply a modulated data voltage Vmdata having a different pulse width and a level corresponding to the M-bit digital data signal Data to themixer 126 in the first period t1 of the gate pulse GP. The switchingcontrol signal generator 134 also turns off theswitch 136 by generating the clear signal Cs corresponding to the M-bit digital data signal Data to discharge the voltage stored in the first capacitor Ct in the second period t2 of the gate pulse GP. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the third embodiment, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a different pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. -
FIG. 15 shows a fourth embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 15 in connection withFIG. 6 , themodulator 130 according to the fourth embodiment is the same in construction as that according to the first embodiment shown inFIG. 9 , with the exception of the switchingcontrol signal generator 134. Therefore, a description will be omitted of the components other than the switchingcontrol signal generator 134. - The switching
control signal generator 134 of themodulator 130 according to the fourth embodiment includes a resistor Rt electrically connected between a first node n1, which is the output node of the modulatedvoltage generator 132, and a second node n2, which is a control terminal of theswitch 136, a first capacitor Ct and a transistor M1 connected in parallel between the second node n2 and a ground voltage source, and aclear signal generator 344 for generating a clear signal Cs for turning the transistor M1 on/off, using the modulated data voltage Vmdata outputted through theswitch 136. - The resistor Rt supplies a voltage at the first node n1 to the second node n2. The first capacitor Ct constitutes an RC circuit with the resistor Rt to turn on a voltage at the second node n2, namely, the
switch 136. As a result, while a voltage is charged on the first capacitor Ct by the RC circuit of the first capacitor Ct and resistor Rt, theswitch 136 is turned on to supply the modulated data voltage Vmdata from the modulatedvoltage generator 132 to themixer 126. - The transistor M1 electrically connects the second node n2 to the ground voltage source in response to the clear signal Cs from the
clear signal generator 344 so as to discharge the voltage charged on the first capacitor Ct. - The
clear signal generator 344 generates the clear signal Cs for turning the transistor M1 on/off, using the modulated data voltage Vmdata which is supplied to themixer 126 through theswitch 136. - To this end, the
clear signal generator 344 includes, as shown inFIG. 16 , abuffer 345 for buffering the modulated data voltage Vmdata, a resistor Rd electrically connected between an output terminal n0 of theclear signal generator 344, which is connected to a control terminal of the transistor M1, and thebuffer 345, and a second capacitor Cd electrically connected between the output terminal n0 and the ground voltage source. - The
buffer 345 buffers the modulated data voltage Vmdata which is supplied to themixer 126, and supplies the buffered voltage to the resistor Rd. - The resistor Rd and the second capacitor Cd cooperate to delay the modulated data voltage Vmdata supplied from the
buffer 345 by an RC time constant to generate the clear signal Cs, and supply the generated clear signal Cs to the control terminal of the transistor M1. The RC time constant of the resistor Rd and second capacitor Cd is set to a value to turn the transistor M1 on by generating the clear signal Cs for the second period t2 of the gate pulse GP supplied to the gate line. - Alternatively, the
clear signal generator 344 may further include at least one inverter connected between the output terminal n0 and the control terminal of the transistor M1. - In this manner, the switching
control signal generator 134 in themodulator 130 according to the fourth embodiment turns on theswitch 136 through the use of the first capacitor Ct and resistor Rt to supply a modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data to themixer 126 in the first period t1 of the gate pulse GP. The switchingcontrol signal generator 134 also turns off theswitch 136 by discharging the voltage stored in the first capacitor Ct in the second period t2 of the gate pulse GP through the use of theclear signal generator 344 and transistor M1. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the fourth embodiment, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a fixed pulse width and a level corresponding to the M-bit digital data signal Data and the analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. -
FIG. 17 shows a fifth embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 17 in connection withFIG. 6 , themodulator 130 according to the fifth embodiment is the same in construction as that according to the first embodiment shown inFIG. 9 , with the exception of the modulatedvoltage generator 132. Therefore, a description will be omitted of the components other than the modulatedvoltage generator 132. - The modulated
voltage generator 132 of themodulator 130 according to the fifth embodiment includes first and second voltage-dividing resistors Rv and Rf connected in series between a drive voltage VDD and a ground voltage, and an output node n1 provided between the first and second voltage-dividing resistors Rv and Rf and electrically connected to theswitch 136. - The first and second voltage-dividing resistors Rv and Rf cooperate to divide the drive voltage VDD by their resistances and supply the divided voltage of a fixed level to the
switch 136. - In this manner, the modulated
voltage generator 132 of themodulator 130 according to the fifth embodiment generates the modulated data voltage Vmdata of the fixed level through the use of the first and second voltage-dividing resistors Rv and Rf and supplies the generated data voltage to theswitch 136. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the fifth embodiment, the liquid crystal is driven at high speed with the mixed data voltage of the modulated data voltage Vmdata having a level fixed irrespective of the M-bit digital data signal Data and a pulse width based on the M-bit digital data signal Data and a analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. -
FIG. 18 shows a sixth embodiment of themodulator 130 in the driving apparatus of the liquid crystal display device according to the embodiment of the present invention shown inFIGS. 5 and 6 . - Referring to
FIG. 18 in connection withFIG. 6 , themodulator 130 according to the sixth embodiment is the same in construction as that according to the third embodiment shown inFIG. 11 , with the exception of the modulatedvoltage generator 132. Therefore, a description will be omitted of the components other than the modulatedvoltage generator 132. - The modulated
voltage generator 132 of themodulator 130 according to the sixth embodiment includes first and second voltage-dividing resistors Rv and Rf connected in series between a drive voltage VDD and a ground voltage, and an output node n1 provided between the first and second voltage-dividing resistors Rv and Rf and electrically connected to theswitch 136. - The first and second voltage-dividing resistors Rv and Rf cooperate to divide the drive voltage VDD by their resistances and supply the divided voltage of a fixed level to the
switch 136. - In this manner, the modulated
voltage generator 132 of themodulator 130 according to the sixth embodiment generates the modulated data voltage Vmdata of the fixed level through the use of the first and second voltage-dividing resistors Rv and Rf and supplies the generated data voltage to theswitch 136. - Therefore, in the driving apparatus and method of the liquid crystal display device including the
modulator 130 according to the sixth embodiment, the liquid crystal is driven at high speed with a mixed data voltage of a modulated data voltage Vmdata having a level fixed irrespective of the M-bit digital data signal Data and a pulse width based on the M-bit digital data signal Data and the analog data voltage Vdata in the first period t1 of the scan period of theliquid crystal panel 102, and then normally driven with the analog data voltage Vdata in the second period t2 subsequent to the first period t1. - As apparent from the above description, the present invention provides a driving apparatus and method of a liquid crystal display device in which a liquid crystal is pre-driven with a modulated data voltage higher than an analog data voltage corresponding to a digital data signal by supplying a data voltage including the modulated data voltage to a data line in a first period of a gate pulse which is supplied to a gate line, and then driven in a desired state by supplying an analog data voltage of a desired gray scale to the data line in a second period of the gate pulse.
- Therefore, in the driving apparatus and method of the liquid crystal display device according to the present invention, it is possible to increase the response speed of the liquid crystal without using a separate memory, so as to prevent degradation in picture quality. Furthermore, because a separate memory is not used, it is possible to decrease the cost of the liquid crystal display.
- It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (46)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20050018626 | 2005-03-07 | ||
KRP2005-18626 | 2005-03-07 | ||
KR10-2005-0018626 | 2005-03-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060197733A1 true US20060197733A1 (en) | 2006-09-07 |
US8259052B2 US8259052B2 (en) | 2012-09-04 |
Family
ID=36637253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/204,188 Active 2031-03-31 US8259052B2 (en) | 2005-03-07 | 2005-08-15 | Apparatus and method for driving liquid crystal display with a modulated data voltage for an accelerated response speed of the liquid crystal |
Country Status (8)
Country | Link |
---|---|
US (1) | US8259052B2 (en) |
JP (1) | JP4514695B2 (en) |
KR (1) | KR101157972B1 (en) |
CN (1) | CN100456351C (en) |
DE (1) | DE102005048206B4 (en) |
FR (1) | FR2882850B1 (en) |
GB (2) | GB2424115B (en) |
TW (2) | TWI294605B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070085810A1 (en) * | 2005-10-14 | 2007-04-19 | Lg Philips Lcd Co., Ltd. | Apparatus and method for driving liquid crystal display device |
US20070091051A1 (en) * | 2005-10-25 | 2007-04-26 | Shen Wan H | Data driver, apparatus and method for reducing power on current thereof |
US20130181965A1 (en) * | 2012-01-18 | 2013-07-18 | Sitronix Technology Corp. | Driving circuit for panel |
US20150294637A1 (en) * | 2014-04-15 | 2015-10-15 | Boe Technology Group Co., Ltd. | Display panel driving circuit, driving method thereof, and display device |
US20170301305A1 (en) * | 2015-10-16 | 2017-10-19 | Boe Technology Group Co., Ltd. | Gate driver and configuration system and configuration method thereof |
US20180226009A1 (en) * | 2017-02-09 | 2018-08-09 | Samsung Electronics Co., Ltd. | Display controller and display driving apparatus including the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101232161B1 (en) * | 2006-06-23 | 2013-02-15 | 엘지디스플레이 주식회사 | Apparatus and method for driving liquid crystal display device |
TWI376663B (en) | 2007-06-28 | 2012-11-11 | Novatek Microelectronics Corp | Frame buffer apparatus and related frame data obtaining method and data driving circuit and related driving method for hold-type display |
JP4724785B2 (en) * | 2007-07-11 | 2011-07-13 | チーメイ イノラックス コーポレーション | Liquid crystal display device and driving device for liquid crystal display device |
JP4645632B2 (en) * | 2007-09-21 | 2011-03-09 | ソニー株式会社 | Liquid crystal display device, driving method of liquid crystal display device, and electronic apparatus |
CN104520919B (en) * | 2012-08-24 | 2017-05-10 | 夏普株式会社 | Liquid crystal display device and method for driving same |
TWI505257B (en) | 2013-11-01 | 2015-10-21 | Au Optronics Corp | Displaying device and driving method thereof |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010040548A1 (en) * | 1999-12-28 | 2001-11-15 | Nec Corp | LCD and method for driving same |
US20020063674A1 (en) * | 2000-11-30 | 2002-05-30 | Johnson Chiang | Dual mode thin film transistor liquid crystal display source driver circuit |
US20020196218A1 (en) * | 2001-06-11 | 2002-12-26 | Lg. Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid display |
US20020196224A1 (en) * | 2001-06-09 | 2002-12-26 | Lg.Philips Lcd Co., Ltd. | Color-correction method and apparatus for liquid crystal display |
US6522318B1 (en) * | 1996-04-05 | 2003-02-18 | Matsushita Electric Industrial Co., Ltd. | Driving method, drive IC and drive circuit for liquid crystal display |
US20030048246A1 (en) * | 2001-09-04 | 2003-03-13 | Lg. Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US20030128176A1 (en) * | 2001-09-04 | 2003-07-10 | Lg.Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US6664943B1 (en) * | 1998-12-21 | 2003-12-16 | Sony Corporation | Digital/analog converter circuit, level shift circuit, shift register utilizing level shift circuit, sampling latch circuit, latch circuit and liquid crystal display device incorporating the same |
US20040196229A1 (en) * | 2001-09-04 | 2004-10-07 | Lg. Philips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US20050156852A1 (en) * | 2003-12-27 | 2005-07-21 | Lg.Philips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display device |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61240291A (en) | 1986-02-07 | 1986-10-25 | シャープ株式会社 | Power source circuit for driving liquid crystal |
NL9002516A (en) * | 1990-11-19 | 1992-06-16 | Philips Nv | DISPLAY DEVICE AND METHOD OF MANUFACTURE THEREOF. |
JPH07334126A (en) | 1994-06-10 | 1995-12-22 | Casio Comput Co Ltd | Liquid crystal display device and its driving method |
JP3568615B2 (en) | 1994-07-08 | 2004-09-22 | 富士通ディスプレイテクノロジーズ株式会社 | Liquid crystal driving device, control method thereof, and liquid crystal display device |
JPH08146389A (en) | 1994-11-15 | 1996-06-07 | Sharp Corp | Liquid crystal display device |
JPH08327974A (en) | 1995-05-30 | 1996-12-13 | Sharp Corp | Bias resistance circuit and driving device for liquid crystal display element |
JPH10105126A (en) | 1996-09-30 | 1998-04-24 | Sanyo Electric Co Ltd | Liquid crystal display device |
JP3734629B2 (en) | 1998-10-15 | 2006-01-11 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Display device |
JP2001166731A (en) | 1999-12-13 | 2001-06-22 | Toshiba Corp | Display device |
JP3741199B2 (en) | 2000-09-13 | 2006-02-01 | セイコーエプソン株式会社 | ELECTRO-OPTICAL DEVICE, ITS DRIVING METHOD, AND ELECTRONIC DEVICE |
JP2002217734A (en) * | 2001-01-16 | 2002-08-02 | Toshiba Corp | D/a(digital/analog) conversion circuit |
JP2005534970A (en) | 2002-07-29 | 2005-11-17 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Method and circuit for driving liquid crystal display device |
AU2003268061A1 (en) * | 2002-08-09 | 2004-02-25 | Iljin Diamond Co., Ltd. | Extended resolution column correction |
KR100947770B1 (en) | 2002-12-28 | 2010-03-18 | 엘지디스플레이 주식회사 | Liquid crystal display device and method of dirving the same |
JP2005025214A (en) | 2004-08-09 | 2005-01-27 | Sony Corp | Active matrix liquid crystal display device and its driving method |
-
2005
- 2005-08-15 US US11/204,188 patent/US8259052B2/en active Active
- 2005-09-19 GB GB0519105A patent/GB2424115B/en not_active Expired - Fee Related
- 2005-09-19 GB GB0609285A patent/GB2424116B/en not_active Expired - Fee Related
- 2005-09-21 TW TW094132688A patent/TWI294605B/en active
- 2005-10-07 DE DE102005048206A patent/DE102005048206B4/en not_active Expired - Fee Related
- 2005-10-14 KR KR1020050097131A patent/KR101157972B1/en active IP Right Grant
- 2005-10-26 CN CNB2005101095781A patent/CN100456351C/en not_active Expired - Fee Related
- 2005-10-28 FR FR0511054A patent/FR2882850B1/en active Active
- 2005-11-30 JP JP2005344972A patent/JP4514695B2/en active Active
-
2006
- 2006-06-19 TW TW095121874A patent/TWI349248B/en not_active IP Right Cessation
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6522318B1 (en) * | 1996-04-05 | 2003-02-18 | Matsushita Electric Industrial Co., Ltd. | Driving method, drive IC and drive circuit for liquid crystal display |
US6664943B1 (en) * | 1998-12-21 | 2003-12-16 | Sony Corporation | Digital/analog converter circuit, level shift circuit, shift register utilizing level shift circuit, sampling latch circuit, latch circuit and liquid crystal display device incorporating the same |
US20010040548A1 (en) * | 1999-12-28 | 2001-11-15 | Nec Corp | LCD and method for driving same |
US20020063674A1 (en) * | 2000-11-30 | 2002-05-30 | Johnson Chiang | Dual mode thin film transistor liquid crystal display source driver circuit |
US20020196224A1 (en) * | 2001-06-09 | 2002-12-26 | Lg.Philips Lcd Co., Ltd. | Color-correction method and apparatus for liquid crystal display |
US20020196218A1 (en) * | 2001-06-11 | 2002-12-26 | Lg. Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid display |
US20030048246A1 (en) * | 2001-09-04 | 2003-03-13 | Lg. Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US20030128176A1 (en) * | 2001-09-04 | 2003-07-10 | Lg.Phillips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US20040196229A1 (en) * | 2001-09-04 | 2004-10-07 | Lg. Philips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display |
US20050156852A1 (en) * | 2003-12-27 | 2005-07-21 | Lg.Philips Lcd Co., Ltd. | Method and apparatus for driving liquid crystal display device |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070085810A1 (en) * | 2005-10-14 | 2007-04-19 | Lg Philips Lcd Co., Ltd. | Apparatus and method for driving liquid crystal display device |
US8004482B2 (en) * | 2005-10-14 | 2011-08-23 | Lg Display Co., Ltd. | Apparatus for driving liquid crystal display device by mixing analog and modulated data voltage |
US20070091051A1 (en) * | 2005-10-25 | 2007-04-26 | Shen Wan H | Data driver, apparatus and method for reducing power on current thereof |
US20130181965A1 (en) * | 2012-01-18 | 2013-07-18 | Sitronix Technology Corp. | Driving circuit for panel |
US20150294637A1 (en) * | 2014-04-15 | 2015-10-15 | Boe Technology Group Co., Ltd. | Display panel driving circuit, driving method thereof, and display device |
US9430984B2 (en) * | 2014-04-15 | 2016-08-30 | Boe Technology Group Co., Ltd. | Display panel driving circuit, driving method thereof, and display device |
US20170301305A1 (en) * | 2015-10-16 | 2017-10-19 | Boe Technology Group Co., Ltd. | Gate driver and configuration system and configuration method thereof |
US10482836B2 (en) * | 2015-10-16 | 2019-11-19 | Boe Technology Group Co., Ltd. | Gate driver and configuration system and configuration method thereof |
US20180226009A1 (en) * | 2017-02-09 | 2018-08-09 | Samsung Electronics Co., Ltd. | Display controller and display driving apparatus including the same |
US10482805B2 (en) * | 2017-02-09 | 2019-11-19 | Samsung Electronics Co., Ltd. | Display controller and display driving apparatus including the same |
Also Published As
Publication number | Publication date |
---|---|
GB0609285D0 (en) | 2006-06-21 |
DE102005048206B4 (en) | 2009-04-30 |
GB0519105D0 (en) | 2005-10-26 |
CN1831923A (en) | 2006-09-13 |
GB2424115A (en) | 2006-09-13 |
KR101157972B1 (en) | 2012-06-25 |
GB2424116A (en) | 2006-09-13 |
US8259052B2 (en) | 2012-09-04 |
GB2424116B (en) | 2007-07-04 |
FR2882850A1 (en) | 2006-09-08 |
CN100456351C (en) | 2009-01-28 |
FR2882850B1 (en) | 2011-01-21 |
TW200715242A (en) | 2007-04-16 |
DE102005048206A1 (en) | 2006-09-14 |
TWI349248B (en) | 2011-09-21 |
GB2424115B (en) | 2007-05-09 |
JP2006251764A (en) | 2006-09-21 |
TW200632824A (en) | 2006-09-16 |
TWI294605B (en) | 2008-03-11 |
KR20060097542A (en) | 2006-09-14 |
JP4514695B2 (en) | 2010-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8259052B2 (en) | Apparatus and method for driving liquid crystal display with a modulated data voltage for an accelerated response speed of the liquid crystal | |
US8004482B2 (en) | Apparatus for driving liquid crystal display device by mixing analog and modulated data voltage | |
JP3367808B2 (en) | Display panel driving method and apparatus | |
US9837031B2 (en) | Apparatus and method for driving liquid crystal display device | |
KR0185686B1 (en) | Display panel driving method and display apparatus | |
US7710385B2 (en) | Apparatus and method for driving liquid crystal display device | |
US8102352B2 (en) | Liquid crystal display device and data driving circuit thereof | |
US7352314B2 (en) | Digital-to-analog converter circuit | |
US7432902B2 (en) | Liquid crystal display device and driving method thereof | |
KR100637060B1 (en) | Analog buffer and driving method thereof, liquid crystal display apparatus using the same and driving method thereof | |
US20100194738A1 (en) | Integrated circuit device, electro optical device and electronic apparatus | |
KR101278001B1 (en) | Driving liquid crystal display and apparatus for driving the same | |
US7675499B2 (en) | Display device | |
KR20050040790A (en) | Driver circuits and methods providing reduced power consumption for driving flat panel displays | |
US7948458B2 (en) | Amplifier circuit and display device | |
JP3812263B2 (en) | Electro-optical device drive circuit, electro-optical device, and electronic apparatus | |
KR100943631B1 (en) | Apparatus and method for driving gate lines of liquid crystal display panel | |
US20210295758A1 (en) | Electro-optical device, and electronic apparatus | |
JP4262274B2 (en) | Display device | |
KR100926103B1 (en) | Driving liquid crystal display device and method of driving the same | |
KR20050053446A (en) | Mehtod and apparatus for driving data of liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LG. PHILIPS LCD CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEOK WOO;KIM, NAM HEE;REEL/FRAME:016899/0093 Effective date: 20050727 |
|
AS | Assignment |
Owner name: LG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG PHILIPS CO., LTD.;REEL/FRAME:020976/0785 Effective date: 20080229 Owner name: LG DISPLAY CO., LTD.,KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG PHILIPS CO., LTD.;REEL/FRAME:020976/0785 Effective date: 20080229 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |