US20060158948A1 - Memory device - Google Patents
Memory device Download PDFInfo
- Publication number
- US20060158948A1 US20060158948A1 US11/333,344 US33334406A US2006158948A1 US 20060158948 A1 US20060158948 A1 US 20060158948A1 US 33334406 A US33334406 A US 33334406A US 2006158948 A1 US2006158948 A1 US 2006158948A1
- Authority
- US
- United States
- Prior art keywords
- state
- memory
- cells
- cell
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4099—Dummy cell treatment; Reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5678—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0033—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0064—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
- G11C16/3431—Circuits or methods to detect disturbed nonvolatile memory cells, e.g. which still read as programmed but with threshold less than the program verify threshold or read as erased but with threshold greater than the erase verify threshold, and to reverse the disturbance via a refreshing programming or erasing step
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4061—Calibration or ate or cycle tuning
Definitions
- This invention relates to a memory with a programmable resistor element (phase change memory).
- a phase change memory is a non-volatile memory taking advantage of characteristics e.g. of a chalcogenide material, such as Ge, Sb or Te that, when the chalcogenide material is heated, it takes on an amorphous state (high resistance)/crystalline state (low resistance).
- a chalcogenide material such as Ge, Sb or Te
- the material undergoes a transition between the high resistance (reset) state and the low resistance (set) state, by the Joule's heat, generated by the electric current, depending on the time duration of current application.
- the write time on the order of tens to about one hundred nanoseconds is said to be necessary.
- the number of times of repeated write operations is on the order of 10 12 , which is of the same order of magnitude as that of the FLASH memory (electrically programmable erasable non-volatile memory) and lower by about four orders of magnitude than that of the DRAM (dynamic random access memory).
- phase change memory With the phase change memory, there is a possibility that device characteristics are deteriorated to destruct stored data with increase in the number of times of repetition of read/write operations.
- Patent Document 1 U.S. Pat. No. 6,646,902B2
- Patent Document 2 U.S. Pat. No. 6,560,155B1
- An example disclosed in Patent Document 1 U.S. Pat. No. 6,646,902B2 is now briefly described with reference to FIG. 11 .
- the programmable resistor element, used in this technique is of a structure comprised of a silver (Ag) containing solid electrolyte 1103 , as an example, sandwiched between an upper electrode 1101 and a lower electrode 1102 .
- the possible retention time of the programmed state is on the order of hours or days. Although the retention time is longer than with the DRAM, the retention characteristic is inferior as compared to that of the normal FLASH memory. With this in view, a proposal is made for applying a voltage V 2 which would not cause disturbances as compared to the voltage VI at the time of programming (about 35 to 60% of VI) for improving the retention characteristic.
- Patent Document 2 U.S. Pat. No. 6,560,155B1
- Patent Document 1 U.S. Pat. No. 6,646,902B2
- the inner refresh timing of a DRAM is delayed by a delay circuit, and a voltage is periodically applied to improve retention characteristic as well as to reduce the refresh current and power.
- phase change device is a non-volatile memory device
- the resistance value thereof is changed by the voltage and the current applied to the device by read disturbances to cause a change in the resistance value of the phase change device to deteriorate the retention characteristic and the read margin.
- Patent Document 1 U.S. Pat. No. 6,646,902 (U.S. Pat. No. 6,646,902B2)
- Patent Document 2 U.S. Pat. No. 6,560,155 (U.S. Pat. No. 6,560,155B1)
- the number of times of repetitive write operations is on the order of 10 12 , which is of the same order of magnitude as that with the FLASH memory and lower by about four orders of magnitude than that of the DRAM.
- FIG. 10 shows change and the distribution of the resistance value of a conventional phase change device on write and read, and specifically shows initial reset resistance distribution (RReset), reset resistance distribution after n times of the write operations (Rreset′), initial set resistance distribution (RSset) and set resistance distribution after n times of the write operations (Rset′).
- the present invention has been completed in view of the above problems. It is an object of the present invention to provide a memory device with improved retention characteristic of a phase change device.
- phase change memory of the present invention is a DRAM interface compatible memory.
- reference cells stressed in accordance with the number of times of read and write operations. A change in the resistance value of the reference cells is detected and, if the resistance value have been changed beyond a predetermined reference value (specifically, to a low resistance value), a refresh request is issued to an internal circuit, not shown, to refresh a memory cell and a reference cell transitorily. In this manner, correction is made for variations in the programmed resistance value of the phase change device to assure the margin as well as to improve retention characteristic.
- the present invention provides a memory device comprising: a memory cell, including a programmable resistance element, at an intersection of a bit line and a word line, and a control circuit managing control for performing a refresh operation of the memory cell responsive to a change in resistance value of the memory cell.
- changes in the resistance value of the phase change device of a dummy cell of interest, stressed in accordance with the number of times of read and write operations, are detected. If the resistance value of the phase change device of the dummy cell of interest has been changed beyond a predetermined reference value, a refresh request is issued to an internal circuit, and the memory and dummy cells are refreshed in accordance with the refreshing request.
- the number of times of read of a memory cell of interest, having a phase change device may be counted and, when the number of times of read has reached a preset value, a refresh request may be issued to the internal circuit.
- first and second reference currents corresponding to first and second states of a memory cell having a phase change device may be compared with the current flowing through the memory cell, and a refresh request may be issued to an internal circuit when a predetermined offset (difference) has been produced in the current flowing through the memory cell to refresh the memory cells based on the refresh request.
- a method for refreshing in a memory device comprises the steps of:
- a method for refreshing in a memory device comprises the steps of:
- the memory device comprises:
- a data register for holding data read from said memory cell at the time of refreshing
- a verification amplifier for comparing and detecting the data write state of said memory cell at the time of refreshing
- said method comprises the steps of
- setting data of the first state in the verification amplifier adapted for comparing and detecting the data write state in said memory cell; effecting writing to the first state out under verification reading; comparing the current with a predetermined resistance; discontinuing the writing for a cell where a predetermined resistance has been reached; and continuing writing for the other cell;
- a method for refreshing in a memory device comprises the steps of:
- the method according to the present invention further comprises the steps of:
- FIG. 1 is a diagram illustrating the configuration of an embodiment of the present invention.
- FIG. 2 is a diagram illustrating the circuit configuration of a memory cell and a dummy cell of an embodiment of the present invention.
- FIG. 3 is a diagram illustrating the circuit configuration of a comparator circuit for monitoring a Set resistance according to an embodiment of the present invention.
- FIG. 4 is a diagram illustrating the circuit configuration of a comparator circuit for monitoring a Reset resistance according to an embodiment of the present invention.
- FIG. 5 is a diagram illustrating the circuit configuration of a verification amplifier according to an embodiment of the present invention.
- FIG. 6 is a diagram illustrating the circuit configuration of a sense amplifier according to an embodiment of the present invention.
- FIG. 7 shows the result of comparison of the verification current and the sense current according to an embodiment of the present invention.
- FIG. 8A shows the relation between the change in the device resistance value and the refresh according to an embodiment of the present invention and FIG. 8B shows the relation between the Set/Reset current/verification current of FIG. 8A and the pulse applied.
- FIG. 9 shows changes in the resistance value of a conventional phase change device in write and read.
- FIG. 10 shows changes and distribution of resistance value of a conventional phase change device in write and read.
- FIG. 11 shows the structure of memory cell electrodes and the applied voltage in the memory cell electrode structure of Patent Document 1.
- FIG. 12 is a diagram illustrating the configuration of a second embodiment of the present invention.
- FIG. 13 is a diagram illustrating the configuration of a third embodiment of the present invention.
- FIG. 14A shows the relation between changes in the device resistance value of the second embodiment and the refresh and FIG. 14B shows the relation between FIG. 14A and the Set/Reset current pulses.
- the memory device includes a reference cell, stressed in accordance with the number of times of the phase change memory cell, and means for detecting a change in the resistance value of the phase change devices constituting the reference cell and issuing a refresh request to an internal circuit in case the resistance value has been changed beyond the set reference value (specifically, to a low resistance value), thereby improving data retention characteristic.
- a memory includes a memory cell 101 , a sense amplifier 102 for sensing and amplifying data written in the memory cell 101 , a write amplifier 103 for writing data in the memory cell 101 , a data register 105 for retreating and storing data therein, and a verification amplifier 104 for comparing and detecting the state of data written in the memory cell at the refreshing time.
- the memory also includes a Set dummy cell 109 , having a Set resistance programmed therein, a Reset dummy cell 110 , having a Reset resistance programmed therein, a Set comparator circuit 111 for monitoring the resistance value of the Set dummy cell 109 , and a Reset comparator circuit 112 for monitoring the resistance value of the Reset dummy cell 110 .
- the memory further includes a refresh request circuit 107 , a write pulse control circuit 106 , and a dummy cell write amplifier 108 .
- the refresh request circuit 107 decides the presence or absence of a refresh request from the results of comparison in the Set comparator circuit 111 and in the Reset comparator circuit 112 and makes a refresh request to an internal circuit.
- the write pulse control circuit 106 controls the write pulse at the time of program verification.
- the dummy cell write amplifier 108 simultaneously performs write operation to the dummy cells at the time of the refresh operation.
- FIG. 2 shows the circuit configuration of a memory cell, a dummy cell, a sense amplifier and a write amplifier.
- a plurality of memory cells 101 are arranged in an X/Y matrix configuration.
- a phase change device schematically shown as a resistor element, is arranged between the source of a memory cell transistor and a bit line.
- the phase change device is amorphized and presents a high resistance on heating on application of a high voltage plus a short pulse followed by quenching.
- the high resistance state is termed a ‘Reset’.
- the phase change device is crystallized and presents a low resistance on being warmed for some time duration with a lower current and a longer pulse length. This low resistance state is termed a ‘Set’.
- phase change device is changed between the amorphous state and the crystalline state and is thereby changed in its resistance value to effect programming.
- the Set dummy cell 109 and the Reset memory cell 110 are written to the set state or to the reset state. These cells are arranged in memory cell areas, and have the word lines in common with the memory cells. There are provided bias circuits 302 and 402 , shown in FIGS. 3 and 4 , on the bit lines, so that the current stress will be applied to the bit lines at the time of memory cell selection.
- FIGS. 3 and 4 show the configuration of comparator circuits for monitoring the resistance value of the dummy cells.
- FIG. 3 is a diagram illustrating the configuration of a Set comparator circuit 111 for monitoring the resistance of the Set dummy cell.
- FIG. 4 is a diagram illustrating the configuration of a Reset comparator circuit 112 for monitoring the resistance of the Reset dummy cell.
- predetermined current values are set from constant current sources 303 and 403 , respectively.
- a resistance device other than the phase change device for setting the resistance value to be written in the Set cell 301 may be provided as reference resistance, and a constant current source may then be provided by biasing means.
- the reference value is equal to the write resistance of the Set dummy cell, the write resistance of the memory cell and to the resistance of the biasing means.
- a current iSet is the reference current
- a current equal to the reference current iSet flows through an NMOS transistor N 10 connected to a constant current source 303 . Since an NMOS transistor N 10 and N 10 constitute a current mirror circuit, the current iSet also flows through the NMOS transistor N 11 as a mirror current.
- a current of iSetCell that is, a current flowing through the Set cell, flows through this PMOS transistor P 11 , because the bias circuit 302 and a PMOS transistor P 11 constitute a current mirror circuit.
- the PMOS transistor P 11 and the NMOS transistor N 11 constitute a ratio inverter, so that, in case iSet ⁇ iSetCell (the current iSet flowing through the Set cell is larger than the reference current iset), that is, if the resistance value of the phase change device of the Set dummy cell 109 has become lower than the predetermined resistance value, under the effect of the read disturbance or the write disturbance, a comparison result output CompiSet goes HIGH.
- iSet>iSetCell that is, the current iSetCell flowing through the Set cell is smaller than the reference current iSet, viz. if the resistance value of the phase change device of the Set dummy cell 109 has not become lower than the predetermined resistance value, under the effect of the read disturbance or the write disturbance, the comparison result output CompiSet outputs a LOW level.
- An iReset monitor of FIG. 4 performs detection in a similar manner, such that
- the refresh request circuit 107 is activated to make a refresh request to an internal circuit (refresh control circuit).
- the ratio of the resistance of the biasing means, the reference resistance value and the write resistance is assumed to be 1:1:1.
- the current ratio may be suitably set by properly setting the W/L (channel width/channel length) ratio of the MOS transistors making up the current mirror. This provides for a margin taking variations into account to enable setting to an optimum value.
- FIGS. 5 and 6 show a circuit configuration of a verification amplifier 104 and a circuit configuration of a sense amplifier 102 , respectively.
- the current values IVerify and iSense of constant current sources 503 and 603 are selected such that IVerify>iSense, so as to be used for verification and for normal read, respectively.
- the write resistance value for the memory cell and the dummy cell correspond to the reference current provided by iVerify and, in case of sensing (read), may be set so that the margin for iSense is on the order of one-half of iVerify, taking into account the variation as well as shown in FIG. 7 .
- the ratio may be changed to a proper value, depending on the transistor size.
- a Set cell and a Reset cell are defined as 1 and 0 of data, respectively.
- the memory cell data of a refresh unit is set in the data register 105 and, after resetting the data of the verification amplifier 104 , it is set to 1.
- the Reset cell undergo Set writes and verifications by the verification amplifier in plural stages. This operation is repeated until Pass is obtained, at which time the Set is completed with the Pass.
- the cells are matched for the time being to the resistance value of the Set state of the reference current + ⁇ for taking the operating margin into account.
- writing is carried out in similar manner for the dummy cells, that is, Set dummy cells and Reset dummy cells.
- FIGS. 8A and 8B show changes in the resistance value of the Set/Reset cells in case a sequence of operations in accordance with an embodiment of the present invention has been carried out.
- FIG. 8A schematically shows the change in the programmed resistance value of the memory cell and the dummy call
- FIG. 8B schematically shows the current and the pulse width at the time of writing.
- the resistance value of the phase change device has been programmed in the RReset/Rset.
- the write/read is carried out repeatedly.
- Reset write If next the Reset write (RW) is written in the same memory cell with a current of iReset with a short pulse, the resistance value does not revert to RReset and is reset to a low resistance value of RReset′.
- the refresh request circuit 107 issues a refresh request.
- the refresh operation is now initiated. That is, memory cell data are temporally read and transferred to the data register 105 .
- the value of the data register 105 is then referenced and Reset write is carried out only in the cells in the Set state.
- the resistance value of the Reset cell, not stressed, is RReset, while that of the stressed device is RReset′.
- Verify write (VW) is carried out.
- data ‘1’ is set and Set write is carried out a plural number of times with the current iSet>iVerify as verify-read is carried out.
- the current value is lowered because it is expected that the effect of suppressing variations in the resistance value may be obtained by controlling the progressing rate of crystallization from the amorphous state.
- the current is compared to the predetermined resistance value, by the verification amplifier 104 .
- the writing is discontinued for cells where the predetermined resistance has been reached. For other cells, writing is carried out with addition. By so doing, the resistance of the Set cell may be matched to the RSet cell even if variations in the Reset resistance are produced.
- control may be by controlling the width or the time duration of application of the Set pulse.
- data register values may be referenced to effect Reset only of the Reset cell to match the resistance value to RReset.
- matching to the Set side is carried out once and Reset rewriting is carried out.
- matching on the Reset side and the rewriting to Set may also be effected by applying high voltage and large current to achieve the operation and effect similar to those described above.
- the reference cell stressed in accordance with the number of times of read and write operations a means for detecting a change in the resistance of the phase change device of the reference cell and for requesting an internal circuit to perform refresh operation in case the resistance value has been changed beyond a set reference value, and a means for counting the number of read operations and requesting the internal circuit to perform refresh operation in accordance with a predetermined number of times, or a means for detecting the difference of the reference current and the current flowing in the memory cell and requesting the internal circuit to perform refresh operation in case the resistance value has been changed beyond the predetermined reference value, are provided, and memory cells and the reference cells are temporarily refreshed or only the memory cell is refreshed to correct the variations of the phase change device.
- the variations in the programmed resistance value of the phase change device may be corrected to provide for a margin as well as to improve retention characteristic.
- FIG. 12 is a diagram illustrating the configuration of the second embodiment of the present invention.
- the number of times of read is counted by a counter 1214 , with an inputting of a command at a command input circuit 1213 as a start point.
- a refresh request is made in a similar manner to effect memory cell refresh. In this case, similar meritorious effects may be achieved.
- FIG. 13 is a diagram illustrating the configuration of a third embodiment of the present invention.
- no dummy cell is provided.
- the currents flowing through a Set reference current circuit 1313 produced from the reference current source, a Reset reference current circuit 1314 and through the memory cell, are compared and, in case a predetermined offset has been produced, a request is made for performing refresh operations to the internal circuit.
- the aforementioned refresh operations are carried out during the refresh period.
- the refresh operation represents a technique whereby the resistances of the Reset/Set cells may be matched to a high accuracy. It is, however, time-consuming because the verifying operation has to be carried out simultaneously.
- FIG. 14 shows an embodiment of a refreshing method for shortening the processing time.
- this modified embodiment for the refreshing operation is such that a refresh request is verified by any of the refresh decision techniques of the aforementioned first to third embodiments and
- Reset overwrite is carried out by applying the current or the voltage larger than that at the time of the Reset operation to establish the high resistance state of RReset+ ⁇ .
- the current equal to iReset+ ⁇ is caused to flow and the crystal is fused by the Joule's heat to set an amorphous state of a higher resistance.
- the Reset time ⁇ Set time and, in the above-described refresh method, the Set operation needs to be carried out a number of times until the state of the memory cell reaches the predetermined Set level.
- the processing may be finished with at least two Reset operations and one Set operation, and hence the refresh may be finished in a short time.
- the second refresh system is slightly inferior to the first refresh method as to the accuracy in matching the resistance value.
Abstract
Disclosed are a phase change memory with improved retention characteristic of a phase change device, and a method for refreshing the phase change memory. The fact that a memory is a DRAM interface compatible memory is exploited. There are provided dummy cells stressed in accordance with the number of times of read and write operations. Changes in the resistance value of the dummy cells are detected by comparator circuits. If the resistance value have been changed beyond a predetermined reference value (that is, changed to a low resistance), a refresh request circuit requests an internal circuit, not shown, to effect refreshing. The memory cells and the dummy cells are transitorily refreshed and correction is made for variations in the programmed resistance value of the phase change devices to assure the margin as well as to improve retention characteristic.
Description
- This invention relates to a memory with a programmable resistor element (phase change memory).
- A phase change memory, as typical of a memory with a programmable resistor element, is a non-volatile memory taking advantage of characteristics e.g. of a chalcogenide material, such as Ge, Sb or Te that, when the chalcogenide material is heated, it takes on an amorphous state (high resistance)/crystalline state (low resistance). In general, the material undergoes a transition between the high resistance (reset) state and the low resistance (set) state, by the Joule's heat, generated by the electric current, depending on the time duration of current application.
- In a phase change memory, the write time on the order of tens to about one hundred nanoseconds is said to be necessary. The number of times of repeated write operations is on the order of 1012, which is of the same order of magnitude as that of the FLASH memory (electrically programmable erasable non-volatile memory) and lower by about four orders of magnitude than that of the DRAM (dynamic random access memory).
- With the phase change memory, there is a possibility that device characteristics are deteriorated to destruct stored data with increase in the number of times of repetition of read/write operations.
- As a method for improving disturbance and retention characteristic of the above-described memory with a programmable resistor element, several proposals have been made in e.g. Patent Document 1 (U.S. Pat. No. 6,646,902B2) and Patent Document 2 (U.S. Pat. No. 6,560,155B1). An example disclosed in Patent Document 1 (U.S. Pat. No. 6,646,902B2) is now briefly described with reference to
FIG. 11 . The programmable resistor element, used in this technique, is of a structure comprised of a silver (Ag) containingsolid electrolyte 1103, as an example, sandwiched between anupper electrode 1101 and alower electrode 1102. When the potential is applied across the electrodes, Ag+ ions are generated on ionization and combined with electrons to yield metal Ag which is precipitated to interconnect theupper electrode 1101 and thelower electrode 1102 to establish a low resistance state. When the reverse potential is applied across the electrodes, the precipitated Ag metals are caused to disappear to establish the high resistance state. This method provides for variable resistance value across the electrodes. - With the structure of
FIG. 11 , the possible retention time of the programmed state is on the order of hours or days. Although the retention time is longer than with the DRAM, the retention characteristic is inferior as compared to that of the normal FLASH memory. With this in view, a proposal is made for applying a voltage V2 which would not cause disturbances as compared to the voltage VI at the time of programming (about 35 to 60% of VI) for improving the retention characteristic. - In the Patent Document 2 (U.S. Pat. No. 6,560,155B1), it is proposed to carry out a refreshing operation for presenting a DRAM interface compatible memory employing a memory cell similar to one shown in Patent Document 1 (U.S. Pat. No. 6,646,902B2).
- It is proposed that, since the retention characteristic of the memory cell with a programmable resistor element is superior to that of the DRAM, the inner refresh timing of a DRAM is delayed by a delay circuit, and a voltage is periodically applied to improve retention characteristic as well as to reduce the refresh current and power.
- Although the phase change device is a non-volatile memory device, the resistance value thereof is changed by the voltage and the current applied to the device by read disturbances to cause a change in the resistance value of the phase change device to deteriorate the retention characteristic and the read margin.
- It has also been recognized that, during writing, the change in the resistance value is deteriorated in similar manner with time, as a result of application of the voltage and the current to the phase change device, due to disturbances similar to the read disturbances, as shown in
FIG. 9 . In this figure, showing a change in the resistance value of the phase change device during write and read, the abscissa and the ordinate denote the number of read/write times and the set/reset resistance value of the phase change device, respectively. - [Patent Document 1] U.S. Pat. No. 6,646,902 (U.S. Pat. No. 6,646,902B2)
- [Patent Document 2] U.S. Pat. No. 6,560,155 (U.S. Pat. No. 6,560,155B1)
- For implementing a DRAM interface compatible memory product, using a phase change device, the following problems are encountered.
- 1) The number of times of repetitive write operations is on the order of 1012, which is of the same order of magnitude as that with the FLASH memory and lower by about four orders of magnitude than that of the DRAM. There are occasions where device characteristics are deteriorated with repetition of read and write operations, with the result that stored data are sometimes destroyed (see
FIG. 9 described hereinabove). - 2) In case the same data are repeatedly written in the same cell, such a problem may arise that the low resistance state becomes more deeply low, such that, even though the write operation has been made to a state of a high resistance, the high resistance state is not completely established (see
FIG. 9 ).FIG. 10 shows change and the distribution of the resistance value of a conventional phase change device on write and read, and specifically shows initial reset resistance distribution (RReset), reset resistance distribution after n times of the write operations (Rreset′), initial set resistance distribution (RSset) and set resistance distribution after n times of the write operations (Rset′). - In overwriting data, there is a possibility that status change is produced due to characteristics of a device of interest, and the resistance value is changed, with the result that resistance variations across the memory cells are increased, thus severely affecting the characteristics (see
FIGS. 9 and 10 ). If read/write is simply repeated, the result is deteriorated retention characteristic, due to characteristics of the phase change device, such that the functions of a memory device cannot be demonstrated. - The present invention has been completed in view of the above problems. It is an object of the present invention to provide a memory device with improved retention characteristic of a phase change device.
- The above object is attained by the present invention which is of the following general configuration.
- The fact that the phase change memory of the present invention is a DRAM interface compatible memory is exploited. There are provided reference cells stressed in accordance with the number of times of read and write operations. A change in the resistance value of the reference cells is detected and, if the resistance value have been changed beyond a predetermined reference value (specifically, to a low resistance value), a refresh request is issued to an internal circuit, not shown, to refresh a memory cell and a reference cell transitorily. In this manner, correction is made for variations in the programmed resistance value of the phase change device to assure the margin as well as to improve retention characteristic.
- In one aspect, the present invention provides a memory device comprising: a memory cell, including a programmable resistance element, at an intersection of a bit line and a word line, and a control circuit managing control for performing a refresh operation of the memory cell responsive to a change in resistance value of the memory cell.
- In the memory device according to the present invention, changes in the resistance value of the phase change device of a dummy cell of interest, stressed in accordance with the number of times of read and write operations, are detected. If the resistance value of the phase change device of the dummy cell of interest has been changed beyond a predetermined reference value, a refresh request is issued to an internal circuit, and the memory and dummy cells are refreshed in accordance with the refreshing request.
- In another aspect of the memory device according to the present invention, the number of times of read of a memory cell of interest, having a phase change device, may be counted and, when the number of times of read has reached a preset value, a refresh request may be issued to the internal circuit.
- In another aspect of the memory device according to the present invention, first and second reference currents corresponding to first and second states of a memory cell having a phase change device may be compared with the current flowing through the memory cell, and a refresh request may be issued to an internal circuit when a predetermined offset (difference) has been produced in the current flowing through the memory cell to refresh the memory cells based on the refresh request.
- In a further aspect, a method for refreshing in a memory device, according to the present invention, comprises the steps of:
- detecting a change in a resistance value of a phase change device of a dummy cell stressed in accordance with the number of times of read;
- issuing a refresh request to an internal circuit in the memory device in case the resistance value of the phase change device of said dummy cell has been changed beyond a predetermined reference value; and
- refreshing said memory cell and the dummy cell based on said refresh request.
- A method for refreshing in a memory device, according to the present invention, comprises the steps of:
- counting the number of times of read of a memory cell having a phase change device; and
- monitoring the number of times of read and issuing a refresh request to an internal circuit in the memory device when the number of times thus monitored has reached a preset value.
- Preferably, in the method for refreshing a memory device according to the present invention, the memory device comprises:
- a data register for holding data read from said memory cell at the time of refreshing, and
- a verification amplifier for comparing and detecting the data write state of said memory cell at the time of refreshing; wherein
- said method comprises the steps of
- reading data of said memory cell at the time of refreshing, temporarily transferring the data to a data register, referencing the value of said data register and writing only a cell of the first state to the second state; and
- setting data of the first state in the verification amplifier adapted for comparing and detecting the data write state in said memory cell; effecting writing to the first state out under verification reading; comparing the current with a predetermined resistance; discontinuing the writing for a cell where a predetermined resistance has been reached; and continuing writing for the other cell; and
- referencing the values of said data register in rewriting; effecting writing only in the cell of the second state to said second state.
- A method for refreshing in a memory device, according to the present invention, comprises the steps of:
- comparing first and second reference currents corresponding with first and second states of a memory cell having a phase change device, with the current flowing through said memory cell; and
- issuing a refresh request to an internal circuit when a predetermined offset has been produced in the current flowing through said memory cell; and
- refreshing said memory cell based on said refresh request.
- Preferably, the method according to the present invention, further comprises the steps of:
- reading cells in the first and second states;
- overwriting the cell read to the second state if said cell is in the second state; writing the cell overwritten to the second state to the first state; and restoring the cell again to the second state of the normal current and voltage; and
- restoring the cell read to the second state if the cell is in the first state, and again rewriting the cell to the first state.
- The meritorious effects of the present invention are summarized as follows.
- According to the present invention, it is possible to correct variations in the programmed resistance value of the phase change devices to provide the margin as well as to improve retention characteristic.
- Still other objects and advantages of the present invention will become readily apparent to those skilled in this art from the following detailed description in conjunction with the accompanying drawings wherein only the preferred embodiments of the invention are shown and described, simply by way of illustration of the best mode contemplated of carrying out this invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawing and description are to be regarded as illustrative in nature, and not as restrictive.
-
FIG. 1 is a diagram illustrating the configuration of an embodiment of the present invention. -
FIG. 2 is a diagram illustrating the circuit configuration of a memory cell and a dummy cell of an embodiment of the present invention. -
FIG. 3 is a diagram illustrating the circuit configuration of a comparator circuit for monitoring a Set resistance according to an embodiment of the present invention. -
FIG. 4 is a diagram illustrating the circuit configuration of a comparator circuit for monitoring a Reset resistance according to an embodiment of the present invention. -
FIG. 5 is a diagram illustrating the circuit configuration of a verification amplifier according to an embodiment of the present invention. -
FIG. 6 is a diagram illustrating the circuit configuration of a sense amplifier according to an embodiment of the present invention. -
FIG. 7 shows the result of comparison of the verification current and the sense current according to an embodiment of the present invention. -
FIG. 8A shows the relation between the change in the device resistance value and the refresh according to an embodiment of the present invention andFIG. 8B shows the relation between the Set/Reset current/verification current ofFIG. 8A and the pulse applied. -
FIG. 9 shows changes in the resistance value of a conventional phase change device in write and read. -
FIG. 10 shows changes and distribution of resistance value of a conventional phase change device in write and read. -
FIG. 11 shows the structure of memory cell electrodes and the applied voltage in the memory cell electrode structure ofPatent Document 1. -
FIG. 12 is a diagram illustrating the configuration of a second embodiment of the present invention. -
FIG. 13 is a diagram illustrating the configuration of a third embodiment of the present invention. -
FIG. 14A shows the relation between changes in the device resistance value of the second embodiment and the refresh andFIG. 14B shows the relation betweenFIG. 14A and the Set/Reset current pulses. - Preferred embodiments of the present invention will now be described. The memory device according to a mode for practicing the present invention includes a reference cell, stressed in accordance with the number of times of the phase change memory cell, and means for detecting a change in the resistance value of the phase change devices constituting the reference cell and issuing a refresh request to an internal circuit in case the resistance value has been changed beyond the set reference value (specifically, to a low resistance value), thereby improving data retention characteristic.
- Preferred embodiments of the present invention will be described with reference to the drawings. Referring to
FIG. 1 , a memory according to an embodiment of the present invention includes amemory cell 101, asense amplifier 102 for sensing and amplifying data written in thememory cell 101, awrite amplifier 103 for writing data in thememory cell 101, adata register 105 for retreating and storing data therein, and averification amplifier 104 for comparing and detecting the state of data written in the memory cell at the refreshing time. The memory also includes a Setdummy cell 109, having a Set resistance programmed therein, aReset dummy cell 110, having a Reset resistance programmed therein, aSet comparator circuit 111 for monitoring the resistance value of theSet dummy cell 109, and aReset comparator circuit 112 for monitoring the resistance value of theReset dummy cell 110. The memory further includes arefresh request circuit 107, a writepulse control circuit 106, and a dummycell write amplifier 108. Therefresh request circuit 107 decides the presence or absence of a refresh request from the results of comparison in theSet comparator circuit 111 and in theReset comparator circuit 112 and makes a refresh request to an internal circuit. The writepulse control circuit 106 controls the write pulse at the time of program verification. The dummycell write amplifier 108 simultaneously performs write operation to the dummy cells at the time of the refresh operation. -
FIG. 2 shows the circuit configuration of a memory cell, a dummy cell, a sense amplifier and a write amplifier. - Referring to
FIG. 2 , a plurality ofmemory cells 101 are arranged in an X/Y matrix configuration. A phase change device, schematically shown as a resistor element, is arranged between the source of a memory cell transistor and a bit line. - The phase change device is amorphized and presents a high resistance on heating on application of a high voltage plus a short pulse followed by quenching. The high resistance state is termed a ‘Reset’. The phase change device is crystallized and presents a low resistance on being warmed for some time duration with a lower current and a longer pulse length. This low resistance state is termed a ‘Set’.
- In this manner, the phase change device is changed between the amorphous state and the crystalline state and is thereby changed in its resistance value to effect programming.
- Similarly to the memory cell, the
Set dummy cell 109 and theReset memory cell 110 are written to the set state or to the reset state. These cells are arranged in memory cell areas, and have the word lines in common with the memory cells. There are providedbias circuits FIGS. 3 and 4 , on the bit lines, so that the current stress will be applied to the bit lines at the time of memory cell selection. - At the same time as the dummy cells, connected to the selected word lines, are selected, similarly to the memory cells, and the read/write stress is applied to selected dummy cells, minor stresses are applied to non-selected cells due to charging/discharge of the capacitances stored on the bit lines. The stresses thus applied to the selected cell and to the non-selected cells are termed disturbances in the selected cell and disturbances in the non-selected cell, respectively.
-
FIGS. 3 and 4 show the configuration of comparator circuits for monitoring the resistance value of the dummy cells. Specifically,FIG. 3 is a diagram illustrating the configuration of a Setcomparator circuit 111 for monitoring the resistance of the Set dummy cell.FIG. 4 is a diagram illustrating the configuration of aReset comparator circuit 112 for monitoring the resistance of the Reset dummy cell. - For iSet and iReset, predetermined current values are set from constant
current sources Set cell 301 may be provided as reference resistance, and a constant current source may then be provided by biasing means. - It is assumed that the reference value is equal to the write resistance of the Set dummy cell, the write resistance of the memory cell and to the resistance of the biasing means.
- If, in
FIG. 3 , if a current iSet is the reference current, a current equal to the reference current iSet flows through an NMOS transistor N10 connected to a constantcurrent source 303. Since an NMOS transistor N10 and N10 constitute a current mirror circuit, the current iSet also flows through the NMOS transistor N11 as a mirror current. - If, on the other hand, the current is supplied to the
Set dummy cell 109 by thebias circuit 302, connected to the Set dummy cell (set cell), a current of iSetCell, that is, a current flowing through the Set cell, flows through this PMOS transistor P11, because thebias circuit 302 and a PMOS transistor P11 constitute a current mirror circuit. - The PMOS transistor P11 and the NMOS transistor N11 constitute a ratio inverter, so that, in case iSet<iSetCell (the current iSet flowing through the Set cell is larger than the reference current iset), that is, if the resistance value of the phase change device of the
Set dummy cell 109 has become lower than the predetermined resistance value, under the effect of the read disturbance or the write disturbance, a comparison result output CompiSet goes HIGH. - On the other hand, in case iSet>iSetCell, that is, the current iSetCell flowing through the Set cell is smaller than the reference current iSet, viz. if the resistance value of the phase change device of the
Set dummy cell 109 has not become lower than the predetermined resistance value, under the effect of the read disturbance or the write disturbance, the comparison result output CompiSet outputs a LOW level. - An iReset monitor of
FIG. 4 performs detection in a similar manner, such that - in case iReset<iResetCell, that is, if the current iResetCell flowing through a Reset cell is larger than the reference current iReset, viz. in case the resistance value of the phase change device of the
Reset dummy cell 110 has become lower than the predetermined resistance value, the comparison result output CompiReset becomes HIGH and - in case iReset>iResetCell, that is, in case the current iResetCell flowing through a Reset cell is smaller than the reference current iReset, viz. in case the change in the resistance value of the phase change device of the
Reset dummy cell 110 is small, the comparison result output CompiReset becomes LOW. - When an output of the Set
comparator circuit 111 ofFIG. 1 (CompiSet) is ORed with an output of the Reset comparator circuit 112 (CompiReset), and it is detected that an offset has been produced in one of them, therefresh request circuit 107 is activated to make a refresh request to an internal circuit (refresh control circuit). - In the
comparator circuits -
FIGS. 5 and 6 show a circuit configuration of averification amplifier 104 and a circuit configuration of asense amplifier 102, respectively. The current values IVerify and iSense of constantcurrent sources - The write resistance value for the memory cell and the dummy cell correspond to the reference current provided by iVerify and, in case of sensing (read), may be set so that the margin for iSense is on the order of one-half of iVerify, taking into account the variation as well as shown in
FIG. 7 . On the other hand, since the circuits ofFIGS. 5 and 6 are in the current mirror configuration, the ratio may be changed to a proper value, depending on the transistor size. - As an embodiment of the present invention, an example of a system for the refresh operation will now be described.
- Here, a Set cell and a Reset cell are defined as 1 and 0 of data, respectively.
- 1) The memory cell data of a refresh unit is set in the data register 105 and, after resetting the data of the
verification amplifier 104, it is set to 1. - 2) The cells of the refresh unit are all set to the Set state.
- 2)-1 Only the Set cells are set to a Reset state for the time being.
- 2)-2 The Reset cells are matched to the Set level by multi-stage writing.
- In this matching method, the Reset cell undergo Set writes and verifications by the verification amplifier in plural stages. This operation is repeated until Pass is obtained, at which time the Set is completed with the Pass.
- By the above operation, the cells are matched for the time being to the resistance value of the Set state of the reference current +α for taking the operating margin into account.
- 3) The value of the data register 105 is transferred to the
verification amplifier 104 and the Reset is executed only for Reset cells. - 4) If the result of the read and verification is all correct, the processing comes to a close.
- In the present embodiment, writing is carried out in similar manner for the dummy cells, that is, Set dummy cells and Reset dummy cells.
-
FIGS. 8A and 8B show changes in the resistance value of the Set/Reset cells in case a sequence of operations in accordance with an embodiment of the present invention has been carried out. In more detail,FIG. 8A schematically shows the change in the programmed resistance value of the memory cell and the dummy call andFIG. 8B schematically shows the current and the pulse width at the time of writing. - In the initial write state, the resistance value of the phase change device has been programmed in the RReset/Rset. In the normal access state, the write/read is carried out repeatedly.
- In case the writing of the Set state (SW) is repeated with the iSet current with a long pulse, RSet falls to be in a ‘Rset’ state.
- If next the Reset write (RW) is written in the same memory cell with a current of iReset with a short pulse, the resistance value does not revert to RReset and is reset to a low resistance value of RReset′.
- At this time, a similar stress is applied to the dummy cell as well. If the
comparator circuits refresh request circuit 107 issues a refresh request. - The refresh operation is now initiated. That is, memory cell data are temporally read and transferred to the data register 105.
- The value of the data register 105 is then referenced and Reset write is carried out only in the cells in the Set state.
- The resistance value of the Reset cell, not stressed, is RReset, while that of the stressed device is RReset′.
- Then, Verify write (VW) is carried out. In the
verification amplifier 104, data ‘1’ is set and Set write is carried out a plural number of times with the current iSet>iVerify as verify-read is carried out. The current value is lowered because it is expected that the effect of suppressing variations in the resistance value may be obtained by controlling the progressing rate of crystallization from the amorphous state. - The current is compared to the predetermined resistance value, by the
verification amplifier 104. The writing is discontinued for cells where the predetermined resistance has been reached. For other cells, writing is carried out with addition. By so doing, the resistance of the Set cell may be matched to the RSet cell even if variations in the Reset resistance are produced. - In the present embodiment, the method for lowering the Set current value has been described. Alternatively, control may be by controlling the width or the time duration of application of the Set pulse.
- For rewriting, data register values may be referenced to effect Reset only of the Reset cell to match the resistance value to RReset.
- In the above-described examples, matching to the Set side is carried out once and Reset rewriting is carried out. However, matching on the Reset side and the rewriting to Set may also be effected by applying high voltage and large current to achieve the operation and effect similar to those described above.
- In the present embodiment, the fact that the memory is DRAM interface compatible is exploited, there are provided the reference cell stressed in accordance with the number of times of read and write operations, a means for detecting a change in the resistance of the phase change device of the reference cell and for requesting an internal circuit to perform refresh operation in case the resistance value has been changed beyond a set reference value, and a means for counting the number of read operations and requesting the internal circuit to perform refresh operation in accordance with a predetermined number of times, or a means for detecting the difference of the reference current and the current flowing in the memory cell and requesting the internal circuit to perform refresh operation in case the resistance value has been changed beyond the predetermined reference value, are provided, and memory cells and the reference cells are temporarily refreshed or only the memory cell is refreshed to correct the variations of the phase change device. Hence, the variations in the programmed resistance value of the phase change device may be corrected to provide for a margin as well as to improve retention characteristic.
- With reference to the drawings, a second embodiment of the present invention will now be described in detail.
FIG. 12 is a diagram illustrating the configuration of the second embodiment of the present invention. Referring toFIG. 12 , the number of times of read is counted by acounter 1214, with an inputting of a command at acommand input circuit 1213 as a start point. When a preset number of times of the read operation has been made, a refresh request is made in a similar manner to effect memory cell refresh. In this case, similar meritorious effects may be achieved. -
FIG. 13 is a diagram illustrating the configuration of a third embodiment of the present invention. In the present embodiment, in distinction from the first embodiment, no dummy cell is provided. In the read operation, the currents flowing through a Set referencecurrent circuit 1313, produced from the reference current source, a Reset referencecurrent circuit 1314 and through the memory cell, are compared and, in case a predetermined offset has been produced, a request is made for performing refresh operations to the internal circuit. The aforementioned refresh operations are carried out during the refresh period. - The refresh operation, described in the above embodiments, represents a technique whereby the resistances of the Reset/Set cells may be matched to a high accuracy. It is, however, time-consuming because the verifying operation has to be carried out simultaneously.
-
FIG. 14 shows an embodiment of a refreshing method for shortening the processing time. Referring toFIG. 14 , this modified embodiment for the refreshing operation is such that a refresh request is verified by any of the refresh decision techniques of the aforementioned first to third embodiments and - 1) Reset/Set cells are read; and
- 2) if the cell is the Reset cell, Reset overwrite is carried out by applying the current or the voltage larger than that at the time of the Reset operation to establish the high resistance state of RReset+α.
- Here, the current equal to iReset+α is caused to flow and the crystal is fused by the Joule's heat to set an amorphous state of a higher resistance.
- 3) The Reset cell, thus rewritten, is written to a Set state (low resistance) and again restored to the Reset state of the normal current and voltage.
- 4) In case the cell is the Set cell, the current or the voltage larger than those for the normal Reset operation is applied to establish the high resistance state of RReset+α, after which the cell is again restored to the Set.
- In general, the Reset time<Set time and, in the above-described refresh method, the Set operation needs to be carried out a number of times until the state of the memory cell reaches the predetermined Set level.
- In the second refresh system, the processing may be finished with at least two Reset operations and one Set operation, and hence the refresh may be finished in a short time. However, the second refresh system is slightly inferior to the first refresh method as to the accuracy in matching the resistance value.
- However, even with the second refreshing method, variations from the predetermined resistance value may be detected to proceed to the correction of the resistance value, so that it is possible to improve retention characteristic at issue.
- In the above embodiments, matching is once carried out on the whole to the Reset side, however matching may be made to the Set side and the resistance may then be matched to the RReset, with the large current, after which rewriting may be made on the Set side. In this case, the operation and effect comparable to those described above may be achieved.
- Although the present invention has been described in the foregoing with reference to the above-described embodiments, the present invention is not limited to the configuration of these embodiments, and a variety of changes or correction that would occur to those skilled in the art may naturally be attempted without departing from the scope of the invention.
- It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications from the disclosed embodiments may be done without departing the scope of the present invention claimed as appended herewith.
- Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.
Claims (26)
1. A memory device comprising:
a plurality of bit lines and a plurality of word lines;
a plurality of memory cells, each of said memory cells provided at an intersection of an associated bit line and an associated word line, each of said memory cells including a programmable resistance element; and
a control circuit for performing control to carry out a refresh operation of said memory cell responsive to a change in a resistance value of said memory cell.
2. The memory device according to claim 1 , wherein said memory cell comprises:
a memory cell transistor and said programmable resistor element which are connected in series between said bit line and a first power supply;
said memory cell transistor having a control terminal connected to said word line.
3. The memory device according to claim 1 , wherein said programmable resistor element comprises a phase change material.
4. The memory device according to claim 1 , further comprising:
a dummy cell including a programmable resistor element;
a comparator circuit for monitoring the state of said dummy cell to detect a change in the state of the dummy cell; and
a refresh request circuit for generating and outputting a refresh request based on detection of the change in the state of the dummy cell in said comparator circuit.
5. The memory device according to claim 4 , wherein said dummy cell comprises:
a set dummy cell and a reset dummy cell, into which the state corresponding to the states of ‘1’ and ‘0’ of data have been written, respectively.
6. The memory device according to claim 4 , wherein said comparator circuit compares a reference resistance or a constant current with that of said dummy cell.
7. The memory device according to claim 4 , wherein said dummy cell is disposed in a memory cell area and selected by the same word line as that for the memory cell to effect dummy cell read.
8. The memory device according to claim 7 , wherein said dummy cell comprises:
a memory cell transistor and said programmable resistor element which are connected in series between a first power supply and a bit line to which said dummy cell is connected;
said memory cell transistor having a control terminal connected to a word line in common to said memory cell.
9. The memory device according to claim 8 , further comprising
a bias circuit for managing control to apply a stress to the bit line to which said dummy cell is connected, said stress being applied when the memory cell is selected.
10. The memory device according to claim 1 , further comprising:
a sense amplifier for sensing and amplifying data written in said memory cell; and
a verification amplifier for comparing and detecting the data write state in said memory cell at the time of refreshing;
said verification amplifier effecting write verification at the time of refreshing.
11. The memory device according to claim 10 , wherein said sense amplifier differs from said verification amplifier as to a reference current for decision, said sense amplifier being set so as to have operation margin.
12. The memory device according to claim 1 , further comprising
a data register for holding data read and transferred from a memory cell at the time of refreshing.
13. The memory device according to claim 12 , wherein the value of said data register is referenced at the time of the refreshing to set only the cell of the first one of two states temporarily to a second state.
14. The memory device according to claim 12 , further comprising
a write pulse control circuit for programming the cells all set to the second state at the time of the refreshing to the first state transitorily stepwise.
15. The memory device according to claim 12 , wherein, when all of the cells are in said first state, the values of said data register are referenced and only cells of data in said second state are set to the second state.
16. The memory device according to claim 12 , wherein the values of said data register are referenced and only cells in the first state are set to said first state.
17. The memory device according to claim 12 wherein the values of said data register are referenced at the time of refreshing and only cells in the first state are overwritten to said first state.
18. The memory device according to claim 12 , wherein the values of said data register are referenced at the time of refreshing and cells in the first state are all set said first state.
19. The memory device according to claim 12 , wherein the values of said data register are referenced and only cells which are to be in the second state are set to said second state.
20. The memory device according to claim 1 , further comprising:
a counter for counting the number of times of read; and
means for monitoring the number of times of read and issuing a refresh request to an internal circuit when the number of times of read has reached a predetermined value.
21. The memory device according to claim 1 , further comprising
means for comparing a reference current by a reference resistance or a constant current with read data from a memory cell and detecting that a predetermined offset has been produced to issue a refresh request to an internal circuit.
22. A memory device having a plurality of memory cells, each including a phase change device, said memory device comprising:
a dummy cell including a phase change device, said dummy cell being subjected to a stress in accordance with the number of times of read and write operations;
a circuit for detecting a change in a resistance value of the phase change device of said dummy cell; and
refresh requesting means for issuing a refresh request when the resistance value of said phase change device in said dummy cell has been changed beyond a predetermined reference value;
said memory cell and the dummy cell being refreshed based on said refresh request.
23. A memory device having a plurality of memory cells, each including a phase change device, said memory device comprising:
a counter for counting the number of times of read; and
means for monitoring the number of times of read and for issuing a refresh request when the number of times of read has reached a preset value.
24. The memory device according to claim 22 , further comprising:
a data register for holding data read from said memory cell at the time of refreshing; and
a verification amplifier for comparing and detecting the write state of data in said memory cell at the time of refreshing; wherein
data in said memory cell is read at the time of refreshing and temporarily transferred to said data register;
the value of said data register is then referenced and only the cells in the first state are written to a second state;
the first state data is set in said verification amplifier;
the writing of the first state to the cell is carried out while verification read being carried out;
the current comparison with a predetermined resistance is executed and the writing is discontinued in the cell where the predetermined resistance has been reached and writing is continued for other cells; and wherein
the value of said data register is referenced in re-writing and writing of the second state is made only for cells of the second cell.
25. A memory device having a plurality of memory cells, each including a phase change device, said memory device comprising:
first and second reference current circuits for supplying first and second reference currents, corresponding to first and second states, respectively; and
refresh requesting means for comparing the currents flowing through said memory cells to said first and second reference currents and for issuing a refresh request when a predetermined offset has been produced;
said memory cells being refreshed based on said refresh request.
26. The memory device according to claim 25 , wherein the cells in the first and second states are read;
if the cells read are the cells of the second state, the cells are overwritten to said second state; the overwritten cells in said second state being written to the first state and again written again to the second state of the normal current and the voltage; and wherein
if the cells read are the cells of the first state, the cells are set to the second state and again restored to said first state.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/207,077 US7580277B2 (en) | 2005-01-19 | 2008-09-09 | Memory device including a programmable resistance element |
US12/500,673 US7751227B2 (en) | 2005-01-19 | 2009-07-10 | Memory device including a programmable resistance element |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-011626 | 2005-01-19 | ||
JP2005011626A JP4282612B2 (en) | 2005-01-19 | 2005-01-19 | Memory device and refresh method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/207,077 Continuation US7580277B2 (en) | 2005-01-19 | 2008-09-09 | Memory device including a programmable resistance element |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060158948A1 true US20060158948A1 (en) | 2006-07-20 |
Family
ID=36683718
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/333,344 Abandoned US20060158948A1 (en) | 2005-01-19 | 2006-01-18 | Memory device |
US12/207,077 Expired - Fee Related US7580277B2 (en) | 2005-01-19 | 2008-09-09 | Memory device including a programmable resistance element |
US12/500,673 Expired - Fee Related US7751227B2 (en) | 2005-01-19 | 2009-07-10 | Memory device including a programmable resistance element |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/207,077 Expired - Fee Related US7580277B2 (en) | 2005-01-19 | 2008-09-09 | Memory device including a programmable resistance element |
US12/500,673 Expired - Fee Related US7751227B2 (en) | 2005-01-19 | 2009-07-10 | Memory device including a programmable resistance element |
Country Status (4)
Country | Link |
---|---|
US (3) | US20060158948A1 (en) |
JP (1) | JP4282612B2 (en) |
CN (1) | CN100530423C (en) |
DE (1) | DE102006000618A1 (en) |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070279975A1 (en) * | 2006-06-06 | 2007-12-06 | Hudgens Stephen J | Refreshing a phase change memory |
EP1883074A1 (en) * | 2006-07-27 | 2008-01-30 | Qimonda North America Corp. | Read disturb sensor for phase change memories |
US20080074918A1 (en) * | 2006-09-27 | 2008-03-27 | Yu-Hwan Ro | Phase change memory device and related programming method |
US20080117663A1 (en) * | 2006-11-22 | 2008-05-22 | Jan Boris Philipp | Resistive memory including refresh operation |
US20080151669A1 (en) * | 2006-12-20 | 2008-06-26 | Spansion Llc | Use of periodic refresh in medium retention memory arrays |
US20080159017A1 (en) * | 2006-12-28 | 2008-07-03 | Samsung Electronics Co., Ltd. | Bias voltage generator and method generating bias voltage for semiconductor memory device |
US20090046499A1 (en) * | 2008-02-05 | 2009-02-19 | Qimonda Ag | Integrated circuit including memory having limited read |
US20090080267A1 (en) * | 2007-09-26 | 2009-03-26 | Ferdinando Bedeschi | Generating reference currents compensated for process variation in non-volatile memories |
WO2009044904A2 (en) | 2007-10-03 | 2009-04-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
WO2009051276A1 (en) | 2007-10-17 | 2009-04-23 | Kabushiki Kaisha Toshiba | Information processing system |
US20090201721A1 (en) * | 2008-02-11 | 2009-08-13 | Dae-Won Ha | Phase change memory device and write method thereof |
US20100232217A1 (en) * | 2007-08-10 | 2010-09-16 | Hynix Semiconductor Inc. | Method for efficiently driving a phase change memory device |
US7894254B2 (en) | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
US20110110143A1 (en) * | 2009-04-10 | 2011-05-12 | Yoshihiko Kanzawa | Method of programming nonvolatile memory element |
US20110235409A1 (en) * | 2007-09-10 | 2011-09-29 | Hee Bok Kang | Semiconductor memory device for writing data to multiple cells simultaneously and refresh method thereof |
US8406033B2 (en) | 2009-06-22 | 2013-03-26 | Macronix International Co., Ltd. | Memory device and method for sensing and fixing margin cells |
US20130336047A1 (en) * | 2012-04-24 | 2013-12-19 | Being Advanced Memory Corporation | Cell Refresh in Phase Change Memory |
CN103714850A (en) * | 2012-09-28 | 2014-04-09 | 美国亚德诺半导体公司 | Apparatus and methods for digital configuration of integrated circuits |
US8872542B2 (en) | 2010-09-21 | 2014-10-28 | Nec Corporation | Semiconductor device and semiconductor device control method |
TWI470632B (en) * | 2006-12-28 | 2015-01-21 | Samsung Electronics Co Ltd | Bias voltage generator and method generating bias voltage for semiconductor memory device |
CN105023606A (en) * | 2015-08-14 | 2015-11-04 | 中国科学院上海微系统与信息技术研究所 | Phase change memory and data recovery method thereof |
US20160189774A1 (en) * | 2014-12-26 | 2016-06-30 | Intel Corporation | Refresh logic to refresh only memory cells having a first value |
CN105810242A (en) * | 2016-03-02 | 2016-07-27 | 中国科学院上海微系统与信息技术研究所 | Phase change memory and operation method for improving fatigue life of same |
CN105931665A (en) * | 2016-04-19 | 2016-09-07 | 中国科学院上海微系统与信息技术研究所 | Readout circuit and method for phase change memory |
US20160306569A1 (en) * | 2015-02-25 | 2016-10-20 | Kabushiki Kaisha Toshiba | Memory system |
US9940991B2 (en) | 2015-11-06 | 2018-04-10 | Samsung Electronics Co., Ltd. | Memory device and memory system performing request-based refresh, and operating method of the memory device |
US20180122465A1 (en) * | 2009-12-30 | 2018-05-03 | Micron Technology, Inc. | Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure |
US20180330774A1 (en) * | 2017-05-09 | 2018-11-15 | Micron Technology, Inc. | Refresh in memory based on a set margin |
CN108878646A (en) * | 2018-06-28 | 2018-11-23 | 北京大学 | A kind of resistive device multistage stabilization resistance state implementation method and electronic equipment |
US10796757B1 (en) * | 2019-03-11 | 2020-10-06 | Toshiba Memory Corporation | Semiconductor storage device |
US11139016B1 (en) | 2020-04-07 | 2021-10-05 | Micron Technology, Inc. | Read refresh operation |
WO2021231116A1 (en) * | 2020-05-13 | 2021-11-18 | Micron Technology, Inc. | Refresh operation of a memory cell |
US11538522B1 (en) * | 2021-06-30 | 2022-12-27 | Micron Technology, Inc. | Systems and methods for adaptive self-referenced reads of memory devices |
US11545216B2 (en) * | 2019-08-19 | 2023-01-03 | Micron Technology, Inc. | Mitigation of voltage threshold drift associated with power down condition of non-volatile memory device |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4282612B2 (en) * | 2005-01-19 | 2009-06-24 | エルピーダメモリ株式会社 | Memory device and refresh method thereof |
JP2008071384A (en) | 2006-09-12 | 2008-03-27 | Elpida Memory Inc | Semiconductor storage device |
JPWO2008041278A1 (en) * | 2006-09-29 | 2010-01-28 | 株式会社ルネサステクノロジ | Semiconductor device |
US7623401B2 (en) * | 2006-10-06 | 2009-11-24 | Qimonda North America Corp. | Semiconductor device including multi-bit memory cells and a temperature budget sensor |
US7679980B2 (en) * | 2006-11-21 | 2010-03-16 | Qimonda North America Corp. | Resistive memory including selective refresh operation |
US8164941B2 (en) * | 2006-12-27 | 2012-04-24 | Hynix Semiconductor Inc. | Semiconductor memory device with ferroelectric device and refresh method thereof |
TWI320180B (en) * | 2007-01-12 | 2010-02-01 | A driving method and a driving system for writing the phase change memory | |
JP2008181380A (en) * | 2007-01-25 | 2008-08-07 | Toshiba Corp | Memory system, and method for controlling the same |
CN101266834B (en) * | 2007-03-15 | 2012-07-04 | 西格斯教育资本有限责任公司 | Writing drive method and system for phase change memory |
US8767450B2 (en) | 2007-08-21 | 2014-07-01 | Samsung Electronics Co., Ltd. | Memory controllers to refresh memory sectors in response to writing signals and memory systems including the same |
KR20100064714A (en) | 2008-12-05 | 2010-06-15 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element |
US8031518B2 (en) | 2009-06-08 | 2011-10-04 | Micron Technology, Inc. | Methods, structures, and devices for reducing operational energy in phase change memory |
EP2457374A1 (en) | 2009-07-24 | 2012-05-30 | Koninklijke Philips Electronics N.V. | A method and system for transmitting channels to at least one digital video recorder |
US9135277B2 (en) | 2009-08-07 | 2015-09-15 | Google Inc. | Architecture for responding to a visual query |
US9251897B2 (en) | 2009-12-31 | 2016-02-02 | Micron Technology, Inc. | Methods for a phase-change memory array |
US8634235B2 (en) | 2010-06-25 | 2014-01-21 | Macronix International Co., Ltd. | Phase change memory coding |
US8467238B2 (en) | 2010-11-15 | 2013-06-18 | Macronix International Co., Ltd. | Dynamic pulse operation for phase change memory |
US8374019B2 (en) | 2011-01-05 | 2013-02-12 | Macronix International Co., Ltd. | Phase change memory with fast write characteristics |
US9299424B2 (en) | 2011-03-02 | 2016-03-29 | Nec Corporation | Reconfigurable circuit and method for refreshing reconfigurable circuit |
US9324433B2 (en) * | 2011-04-25 | 2016-04-26 | Microsoft Technology Licensing, Llc | Intelligent flash reprogramming |
US8891293B2 (en) | 2011-06-23 | 2014-11-18 | Macronix International Co., Ltd. | High-endurance phase change memory devices and methods for operating the same |
WO2013095530A1 (en) * | 2011-12-22 | 2013-06-27 | Intel Corporation | Efficient pcms refresh mechanism background |
JP5763004B2 (en) * | 2012-03-26 | 2015-08-12 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US9001550B2 (en) | 2012-04-27 | 2015-04-07 | Macronix International Co., Ltd. | Blocking current leakage in a memory array |
KR20140026889A (en) * | 2012-08-23 | 2014-03-06 | 삼성전자주식회사 | Resistive memory device performing selective refresh and method of refreshing the resistive memeory device |
WO2014081719A1 (en) * | 2012-11-20 | 2014-05-30 | Peddle Charles I | Solid state drive architectures |
US11037625B2 (en) | 2012-11-20 | 2021-06-15 | Thstyme Bermuda Limited | Solid state drive architectures |
KR20140080945A (en) * | 2012-12-21 | 2014-07-01 | 에스케이하이닉스 주식회사 | Non-volatile memory apparatus |
US8964442B2 (en) | 2013-01-14 | 2015-02-24 | Macronix International Co., Ltd. | Integrated circuit 3D phase change memory array and manufacturing method |
KR102055375B1 (en) * | 2013-01-14 | 2020-01-22 | 삼성전자 주식회사 | Nonvolatile memory device using variable resistive element and memory system comprising the same |
CN103440880A (en) * | 2013-09-03 | 2013-12-11 | 苏州宽温电子科技有限公司 | SRAM (Static Random Access Memory) and bit cell tracking method |
US9384801B2 (en) * | 2014-08-15 | 2016-07-05 | Intel Corporation | Threshold voltage expansion |
US9595354B2 (en) * | 2014-12-15 | 2017-03-14 | Infineon Technologies Ag | Nonvolatile memory refresh |
US9472274B1 (en) * | 2015-07-01 | 2016-10-18 | Macronix International Co., Ltd. | Refresh of nonvolatile memory cells and reference cells with resistance drift |
JP2017021877A (en) * | 2015-07-13 | 2017-01-26 | ソニー株式会社 | Non-volatile memory, memory controller, storage device, information processing system, and method of controlling non-volatile memory |
US9779810B2 (en) | 2015-09-11 | 2017-10-03 | Macronix International Co., Ltd. | Adjustable writing circuit |
JP2017174484A (en) * | 2016-03-25 | 2017-09-28 | ルネサスエレクトロニクス株式会社 | Semiconductor storage device |
KR102559530B1 (en) * | 2016-09-19 | 2023-07-27 | 에스케이하이닉스 주식회사 | Resistance Variable Memory Apparatus, Circuit and Method for Preventing of Disturbance Therefor |
US10319437B2 (en) * | 2017-09-20 | 2019-06-11 | Sandisk Technologies Llc | Apparatus and method for identifying memory cells for data refresh based on monitor cell in a resistive memory device |
US10706920B2 (en) | 2017-11-02 | 2020-07-07 | Samsung Electronics Co., Ltd. | Memory device |
US11055226B2 (en) * | 2018-06-29 | 2021-07-06 | Intel Corporation | Mitigation of cache-latency based side-channel attacks |
CN114783485B (en) * | 2022-06-21 | 2022-10-18 | 阿里云计算有限公司 | Method for refreshing phase change memory and phase change memory device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6141241A (en) * | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
US6560155B1 (en) * | 2001-10-24 | 2003-05-06 | Micron Technology, Inc. | System and method for power saving memory refresh for dynamic random access memory devices after an extended interval |
US6646902B2 (en) * | 2001-08-30 | 2003-11-11 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US20040022085A1 (en) * | 2002-08-05 | 2004-02-05 | Parkinson Ward D. | Refreshing memory cells of a phase change material memory device |
US20040151031A1 (en) * | 2003-02-04 | 2004-08-05 | Yoshiyuki Tanaka | Nonvolatile semiconductor memory |
US6809976B2 (en) * | 2002-07-25 | 2004-10-26 | Renesas Technology Corp. | Non-volatile semiconductor memory device conducting read operation using a reference cell |
US20040233727A1 (en) * | 2003-05-20 | 2004-11-25 | Yasuaki Iwase | Programming verification method of nonvolatile memory cell, semiconductor memory device, and portable electronic apparatus having the semiconductor memory device |
US6961277B2 (en) * | 2003-07-08 | 2005-11-01 | Micron Technology, Inc. | Method of refreshing a PCRAM memory device |
US7154788B2 (en) * | 2003-11-28 | 2006-12-26 | Hitachi, Ltd. | Semiconductor integrated circuit device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5270967A (en) | 1991-01-16 | 1993-12-14 | National Semiconductor Corporation | Refreshing ferroelectric capacitors |
JP3866511B2 (en) | 2000-12-22 | 2007-01-10 | 東芝マイクロエレクトロニクス株式会社 | Non-volatile memory |
JP2003141873A (en) | 2001-11-05 | 2003-05-16 | Toshiba Corp | Magnetic memory device |
JP4134637B2 (en) | 2002-08-27 | 2008-08-20 | 株式会社日立製作所 | Semiconductor device |
JP4129170B2 (en) | 2002-12-05 | 2008-08-06 | シャープ株式会社 | Semiconductor memory device and memory data correction method for memory cell |
US7085154B2 (en) | 2003-06-03 | 2006-08-01 | Samsung Electronics Co., Ltd. | Device and method for pulse width control in a phase change memory device |
US20060056251A1 (en) * | 2004-09-10 | 2006-03-16 | Parkinson Ward D | Using a phase change memory as a replacement for a dynamic random access memory |
JP4282612B2 (en) * | 2005-01-19 | 2009-06-24 | エルピーダメモリ株式会社 | Memory device and refresh method thereof |
-
2005
- 2005-01-19 JP JP2005011626A patent/JP4282612B2/en not_active Expired - Fee Related
-
2006
- 2006-01-02 DE DE102006000618A patent/DE102006000618A1/en not_active Withdrawn
- 2006-01-17 CN CNB2006100050858A patent/CN100530423C/en not_active Expired - Fee Related
- 2006-01-18 US US11/333,344 patent/US20060158948A1/en not_active Abandoned
-
2008
- 2008-09-09 US US12/207,077 patent/US7580277B2/en not_active Expired - Fee Related
-
2009
- 2009-07-10 US US12/500,673 patent/US7751227B2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6141241A (en) * | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
US6646902B2 (en) * | 2001-08-30 | 2003-11-11 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US6560155B1 (en) * | 2001-10-24 | 2003-05-06 | Micron Technology, Inc. | System and method for power saving memory refresh for dynamic random access memory devices after an extended interval |
US6809976B2 (en) * | 2002-07-25 | 2004-10-26 | Renesas Technology Corp. | Non-volatile semiconductor memory device conducting read operation using a reference cell |
US20040022085A1 (en) * | 2002-08-05 | 2004-02-05 | Parkinson Ward D. | Refreshing memory cells of a phase change material memory device |
US6768665B2 (en) * | 2002-08-05 | 2004-07-27 | Intel Corporation | Refreshing memory cells of a phase change material memory device |
US20040151031A1 (en) * | 2003-02-04 | 2004-08-05 | Yoshiyuki Tanaka | Nonvolatile semiconductor memory |
US20040233727A1 (en) * | 2003-05-20 | 2004-11-25 | Yasuaki Iwase | Programming verification method of nonvolatile memory cell, semiconductor memory device, and portable electronic apparatus having the semiconductor memory device |
US6961277B2 (en) * | 2003-07-08 | 2005-11-01 | Micron Technology, Inc. | Method of refreshing a PCRAM memory device |
US7154788B2 (en) * | 2003-11-28 | 2006-12-26 | Hitachi, Ltd. | Semiconductor integrated circuit device |
Cited By (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007145710A1 (en) * | 2006-06-06 | 2007-12-21 | Ovonyx, Inc. | Refreshing a phase change memory |
US20070279975A1 (en) * | 2006-06-06 | 2007-12-06 | Hudgens Stephen J | Refreshing a phase change memory |
US7405964B2 (en) * | 2006-07-27 | 2008-07-29 | Qimonda North America Corp. | Integrated circuit to identify read disturb condition in memory cell |
EP1883074A1 (en) * | 2006-07-27 | 2008-01-30 | Qimonda North America Corp. | Read disturb sensor for phase change memories |
US20080025079A1 (en) * | 2006-07-27 | 2008-01-31 | Jan Boris Philipp | Read disturb sensor for phase change memories |
JP2008071473A (en) * | 2006-07-27 | 2008-03-27 | Qimonda North America Corp | Read disturb sensor for phase change memories |
US20080074918A1 (en) * | 2006-09-27 | 2008-03-27 | Yu-Hwan Ro | Phase change memory device and related programming method |
US7522449B2 (en) * | 2006-09-27 | 2009-04-21 | Samsung Electronics Co., Ltd. | Phase change memory device and related programming method |
EP1933327A2 (en) * | 2006-11-22 | 2008-06-18 | Qimonda North America Corp. | Resistive memory including refresh operation |
US20080117663A1 (en) * | 2006-11-22 | 2008-05-22 | Jan Boris Philipp | Resistive memory including refresh operation |
EP1933327A3 (en) * | 2006-11-22 | 2008-08-13 | Qimonda North America Corp. | Resistive memory including refresh operation |
US7539050B2 (en) | 2006-11-22 | 2009-05-26 | Qimonda North America Corp. | Resistive memory including refresh operation |
US20080151669A1 (en) * | 2006-12-20 | 2008-06-26 | Spansion Llc | Use of periodic refresh in medium retention memory arrays |
US7474579B2 (en) * | 2006-12-20 | 2009-01-06 | Spansion Llc | Use of periodic refresh in medium retention memory arrays |
US7548467B2 (en) | 2006-12-28 | 2009-06-16 | Samsung Electronics Co., Ltd. | Bias voltage generator and method generating bias voltage for semiconductor memory device |
TWI470632B (en) * | 2006-12-28 | 2015-01-21 | Samsung Electronics Co Ltd | Bias voltage generator and method generating bias voltage for semiconductor memory device |
US20080159017A1 (en) * | 2006-12-28 | 2008-07-03 | Samsung Electronics Co., Ltd. | Bias voltage generator and method generating bias voltage for semiconductor memory device |
US20100232217A1 (en) * | 2007-08-10 | 2010-09-16 | Hynix Semiconductor Inc. | Method for efficiently driving a phase change memory device |
US8000132B2 (en) * | 2007-08-10 | 2011-08-16 | Hynix Semiconductor Inc. | Method for efficiently driving a phase change memory device |
US8605496B2 (en) * | 2007-09-10 | 2013-12-10 | Hynix Semiconductor Inc. | Semiconductor memory device for writing data to multiple cells simultaneously and refresh method thereof |
US20110235409A1 (en) * | 2007-09-10 | 2011-09-29 | Hee Bok Kang | Semiconductor memory device for writing data to multiple cells simultaneously and refresh method thereof |
US20090080267A1 (en) * | 2007-09-26 | 2009-03-26 | Ferdinando Bedeschi | Generating reference currents compensated for process variation in non-volatile memories |
US7675792B2 (en) * | 2007-09-26 | 2010-03-09 | Intel Corporation | Generating reference currents compensated for process variation in non-volatile memories |
US8078923B2 (en) | 2007-10-03 | 2011-12-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device with error correction |
WO2009044904A2 (en) | 2007-10-03 | 2009-04-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
KR101089414B1 (en) * | 2007-10-03 | 2011-12-07 | 가부시끼가이샤 도시바 | Semiconductor memory device |
US20100107021A1 (en) * | 2007-10-03 | 2010-04-29 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US8255762B2 (en) | 2007-10-03 | 2012-08-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device with error correction |
WO2009044904A3 (en) * | 2007-10-03 | 2009-06-18 | Toshiba Kk | Semiconductor memory device |
EP2198428A4 (en) * | 2007-10-17 | 2010-11-10 | Toshiba Kk | Information processing system |
EP2198428A1 (en) * | 2007-10-17 | 2010-06-23 | Kabushiki Kaisha Toshiba | Information processing system |
US20100211725A1 (en) * | 2007-10-17 | 2010-08-19 | Kabushiki Kaisha Toshiba | Information processing system |
WO2009051276A1 (en) | 2007-10-17 | 2009-04-23 | Kabushiki Kaisha Toshiba | Information processing system |
EP2278590A3 (en) * | 2008-02-05 | 2011-03-02 | Qimonda AG | Integrated circuit including memory having limited read |
EP2278590A2 (en) * | 2008-02-05 | 2011-01-26 | Qimonda AG | Integrated circuit including memory having limited read |
US20090046499A1 (en) * | 2008-02-05 | 2009-02-19 | Qimonda Ag | Integrated circuit including memory having limited read |
US20090201721A1 (en) * | 2008-02-11 | 2009-08-13 | Dae-Won Ha | Phase change memory device and write method thereof |
US8050083B2 (en) | 2008-02-11 | 2011-11-01 | Samsung Electronics Co., Ltd. | Phase change memory device and write method thereof |
US8391051B2 (en) | 2009-04-10 | 2013-03-05 | Panasonic Corporation | Method of programming nonvolatile memory element |
US20110110143A1 (en) * | 2009-04-10 | 2011-05-12 | Yoshihiko Kanzawa | Method of programming nonvolatile memory element |
US8406033B2 (en) | 2009-06-22 | 2013-03-26 | Macronix International Co., Ltd. | Memory device and method for sensing and fixing margin cells |
US8228721B2 (en) | 2009-07-15 | 2012-07-24 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
US7894254B2 (en) | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
TWI423259B (en) * | 2009-07-15 | 2014-01-11 | Macronix Int Co Ltd | Refresh circuitry for phase change memory |
US10726912B2 (en) | 2009-12-30 | 2020-07-28 | Micron Technology, Inc. | Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure |
US10199097B2 (en) | 2009-12-30 | 2019-02-05 | Micron Technology, Inc. | Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure |
US11056186B2 (en) * | 2009-12-30 | 2021-07-06 | Micron Technology, Inc. | Apparatuses and methods for sensing a phase change test cell and determining changes to the test cell resistance due to thermal exposure |
US20180122465A1 (en) * | 2009-12-30 | 2018-05-03 | Micron Technology, Inc. | Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure |
US8872542B2 (en) | 2010-09-21 | 2014-10-28 | Nec Corporation | Semiconductor device and semiconductor device control method |
US20130336047A1 (en) * | 2012-04-24 | 2013-12-19 | Being Advanced Memory Corporation | Cell Refresh in Phase Change Memory |
CN103714850A (en) * | 2012-09-28 | 2014-04-09 | 美国亚德诺半导体公司 | Apparatus and methods for digital configuration of integrated circuits |
US20160189774A1 (en) * | 2014-12-26 | 2016-06-30 | Intel Corporation | Refresh logic to refresh only memory cells having a first value |
US10438658B2 (en) * | 2014-12-26 | 2019-10-08 | Intel Corporation | Refresh logic to refresh only memory cells having a first value |
US20160306569A1 (en) * | 2015-02-25 | 2016-10-20 | Kabushiki Kaisha Toshiba | Memory system |
CN105023606A (en) * | 2015-08-14 | 2015-11-04 | 中国科学院上海微系统与信息技术研究所 | Phase change memory and data recovery method thereof |
US9940991B2 (en) | 2015-11-06 | 2018-04-10 | Samsung Electronics Co., Ltd. | Memory device and memory system performing request-based refresh, and operating method of the memory device |
US10127974B2 (en) | 2015-11-06 | 2018-11-13 | Samsung Electronics Co., Ltd. | Memory device and memory system performing request-based refresh, and operating method of the memory device |
CN105810242A (en) * | 2016-03-02 | 2016-07-27 | 中国科学院上海微系统与信息技术研究所 | Phase change memory and operation method for improving fatigue life of same |
CN105931665A (en) * | 2016-04-19 | 2016-09-07 | 中国科学院上海微系统与信息技术研究所 | Readout circuit and method for phase change memory |
US10147475B1 (en) * | 2017-05-09 | 2018-12-04 | Micron Technology, Inc. | Refresh in memory based on a set margin |
US20180330774A1 (en) * | 2017-05-09 | 2018-11-15 | Micron Technology, Inc. | Refresh in memory based on a set margin |
CN108878646A (en) * | 2018-06-28 | 2018-11-23 | 北京大学 | A kind of resistive device multistage stabilization resistance state implementation method and electronic equipment |
US10796757B1 (en) * | 2019-03-11 | 2020-10-06 | Toshiba Memory Corporation | Semiconductor storage device |
US11545216B2 (en) * | 2019-08-19 | 2023-01-03 | Micron Technology, Inc. | Mitigation of voltage threshold drift associated with power down condition of non-volatile memory device |
US11923007B2 (en) | 2019-08-19 | 2024-03-05 | Micron Technology, Inc. | Dirty write on power off |
WO2021206882A1 (en) * | 2020-04-07 | 2021-10-14 | Micron Technology, Inc. | Read refresh operation |
US11139016B1 (en) | 2020-04-07 | 2021-10-05 | Micron Technology, Inc. | Read refresh operation |
EP4115424A4 (en) * | 2020-04-07 | 2023-07-12 | Micron Technology, Inc. | Read refresh operation |
WO2021231116A1 (en) * | 2020-05-13 | 2021-11-18 | Micron Technology, Inc. | Refresh operation of a memory cell |
US11404120B2 (en) | 2020-05-13 | 2022-08-02 | Micron Technology, Inc. | Refresh operation of a memory cell |
US11798622B2 (en) | 2020-05-13 | 2023-10-24 | Micron Technology, Inc. | Refresh operation of a memory cell |
US11538522B1 (en) * | 2021-06-30 | 2022-12-27 | Micron Technology, Inc. | Systems and methods for adaptive self-referenced reads of memory devices |
US20230005533A1 (en) * | 2021-06-30 | 2023-01-05 | Micron Technology, Inc. | Systems and methods for adaptive self-referenced reads of memory devices |
Also Published As
Publication number | Publication date |
---|---|
US20090273970A1 (en) | 2009-11-05 |
CN100530423C (en) | 2009-08-19 |
JP4282612B2 (en) | 2009-06-24 |
JP2006202383A (en) | 2006-08-03 |
US7580277B2 (en) | 2009-08-25 |
DE102006000618A1 (en) | 2006-08-17 |
US20090010048A1 (en) | 2009-01-08 |
CN1811985A (en) | 2006-08-02 |
US7751227B2 (en) | 2010-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7580277B2 (en) | Memory device including a programmable resistance element | |
US7495944B2 (en) | Reading phase change memories | |
EP2204816B1 (en) | Method of accelerating phase change memory writes | |
US6982913B2 (en) | Data read circuit for use in a semiconductor memory and a memory thereof | |
US7535756B2 (en) | Method to tighten set distribution for PCRAM | |
JP4619004B2 (en) | Programmable conductive random access memory and detection method thereof | |
KR100773095B1 (en) | Phase change memory device and program method thereof | |
US8036013B2 (en) | Using higher current to read a triggered phase change memory | |
US7570507B2 (en) | Quasi-differential read operation | |
US20040228163A1 (en) | Phase change memory device | |
EP1883074A1 (en) | Read disturb sensor for phase change memories | |
KR20090016199A (en) | Phase change memory device and operating method the same | |
KR101038992B1 (en) | Non-volatile Semiconductor Memory Circuit | |
JP2012038387A (en) | Semiconductor memory device | |
US8064265B2 (en) | Programming bit alterable memories | |
KR100934851B1 (en) | Phase change memory device and operating method the same | |
US20060056251A1 (en) | Using a phase change memory as a replacement for a dynamic random access memory | |
US6992934B1 (en) | Read bitline inhibit method and apparatus for voltage mode sensing | |
JP5774154B1 (en) | Resistance change memory | |
KR100909744B1 (en) | Phase change memory device and operating method the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJI, YUKIO;REEL/FRAME:017482/0136 Effective date: 20051220 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |