US20060150137A1 - Three dimensional integrated circuits - Google Patents

Three dimensional integrated circuits Download PDF

Info

Publication number
US20060150137A1
US20060150137A1 US11363304 US36330406A US2006150137A1 US 20060150137 A1 US20060150137 A1 US 20060150137A1 US 11363304 US11363304 US 11363304 US 36330406 A US36330406 A US 36330406A US 2006150137 A1 US2006150137 A1 US 2006150137A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
circuit
logic
module
memory
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11363304
Other versions
US8429585B2 (en )
Inventor
Raminda Madurawe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Callahan Cellular LLC
Original Assignee
Madurawe Raminda U
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724Structural details of logic blocks
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8221Three dimensional integrated circuits stacked in different levels
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits
    • H03K19/1735Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736Structural details of routing resources
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748Structural details of configuration resources
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778Structural details for adapting physical parameters
    • H03K19/17796Structural details for adapting physical parameters for physical disposition of blocks
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout

Abstract

A three-dimensional semiconductor device, comprising: a circuit block located in a first module layer; and a configuration circuit to control the circuit block further comprising a configurable element in a second module layer positioned above the first module layer.

Description

  • [0001]
    This application is a continuation of application Ser. No. 10/267,483 filed on Oct. 8, 2002, which claims priority from Provisional Application Ser. No. 60/393,763 filed on Jul. 8, 2002 and Provisional Application Ser. No. 60/397,070 filed on Jul. 22, 2002, all of which have as inventor Mr. R. U. Madurawe and the contents of which are incorporated-by-reference.
  • [0002]
    This application is related to application Ser. No. 10/267,484 (now abandoned) and Ser. No. 10/267,511 (now U.S. Pat. No. 6,747,478), both filed on Oct. 8, 2002 and list as inventor Mr. R. U. Madurawe, the contents of which are incorporated-by-reference. This application is also related to application Ser. No. 10/846,698 (now U.S. Pat. No. ______) filed on Jan. 17, 2004, Ser. No. 10/691,013 filed on Oct. 23, 2003 (now U.S. Pat. No. ______), Ser. No. 10/846,699 filed on May 17, 2004, Ser. No. 10/872,594 filed on Jun. 22, 2004 and Ser. No. 10/937,828 filed on Sep. 10, 2004, all of which lists as inventor Mr. R. U. Madurawe, the contents of which are incorporated-by-reference.
  • [0003]
    This application is further related to application Ser. No. 10/413,808 (now abandoned) and Ser. No. 10/413,809 (now U.S. Pat. No. 6,747,478) and Ser. No. 10/413,810 (now U.S. Pat. No. 6,828,689), all filed on 14-14-2003 and list as inventor Mr. R. U. Madurawe, the contents of which are incorporated-by-reference.
  • BACKGROUND
  • [0004]
    The present invention relates to multi-dimensional integrated circuits. Specifically it relates to vertically integrated configuration circuits for programmable logic devices.
  • [0005]
    Traditionally, integrated circuit (IC) devices such as custom, semi-custom, or application specific integrated circuit (ASIC) devices have been used in electronic products to reduce cost, enhance performance or meet space constraints. However, the design and fabrication of custom or semi-custom ICs can be time consuming and expensive. The customization involves a lengthy design cycle during the product definition phase and high Non Recurring Engineering (NRE) costs during manufacturing phase. Further, should bugs exist in the custom or semi-custom ICs, the design/fabrication cycle has to be repeated, further aggravating the time to market and engineering cost. As a result, ASICs serve only specific applications and are custom built for high volume and low cost applications.
  • [0006]
    Another type of semi custom device called a Gate Array customizes modular blocks at a reduced NRE cost by synthesizing the design using a software model similar to the ASIC. The missing silicon level design verification results in multiple spins and lengthy design iterations.
  • [0007]
    In recent years there has been a move away from custom or semi-custom ICs towards field programmable components whose function is determined not when the integrated circuit is fabricated, but by an end user “in the field” prior to use. Off the shelf, generic Programmable Logic Device (PLD) or Field Programmable Gate Array (FPGA) products greatly simplify the design cycle. These products offer user-friendly software to fit custom logic into the device through programmability, and the capability to tweak and optimize designs to optimize silicon performance. The flexibility of this programmability is expensive in terms of silicon real estate, but reduces design cycle and upfront NRE cost to the designer.
  • [0008]
    FPGAs offer the advantages of low non-recurring engineering costs, fast turnaround (designs can be placed and routed on an FPGA in typically a few minutes), and low risk since designs can be easily amended late en in the product design cycle. It is only for high volume production runs that there is a cost benefit in using the more traditional approaches. However, the conversion from an FPGA implementation to an ASIC implementation typically requires a complete redesign. Such redesign is undesirable in that the FPGA design effort is wasted.
  • [0009]
    Compared to PLD and FPGA, an ASIC has hard-wired logic connections, identified during the chip design phase, and need no configuration memory cells. This is a large chip area and cost saving for the ASIC. Smaller ASIC die sizes lead to better performance. A full custom ASIC also has customized logic functions which take less gate counts compared to PLD and FPGA configurations of the same functions. Thus, an ASIC is significantly smaller, faster, cheaper and more reliable than an equivalent gate-count PLD or FPGA. The trade-off is between time-to-market (PLD and FPGA advantage) versus low cost and better reliability (ASIC advantage).
  • [0010]
    There is no convenient migration path from a PLD or FPGA used as a design verification and prototyping vehicle to the lower die size ASIC. All of the SRAM or Anti-fuse configuration bits and programming circuitry has no value to the ASIC. Programmable module removal from the PLD or FPGA and the ensuing layout and design customization is time consuming with severe timing variations from the original design.
  • SUMMARY
  • [0011]
    In one aspect, a three-dimensional semiconductor device includes a first module layer having a plurality of circuit blocks; and a second module layer positioned substantially above the first module layer, including a plurality of configuration circuits to control a portion of the circuit blocks.
  • [0012]
    Implementations of the above aspect may include one or more of the following. The configuration circuits can be memory elements. Each memory element can be a transistor or a diode or a group of electronic devices. The memory elements can be thin film devices such as thin film transistors (TFT) or diodes. The memory element can be selected from the group consisting of volatile or non volatile memory elements. The memory element can also be selected from the group of fuses, antifuses, SRAM cells, DRAM cells, metal optional links, EPROMs, EEPROMs, flash, and ferro-electric elements. One or more redundant memory cells can be provided for controlling the same circuit block. A third module layer can be formed substantially above the first and second module layer, wherein interconnect and routing signals are formed to connect the circuit blocks within the first and second module layers. The third module layer can be formed substantially below the first and second module layer. Alternatively, third and fourth module layers, wherein interconnect and routing signals are formed can be positioned above and below the second module layer respectively. The circuit block can contain a programmable logic block which responds to input data signals and develops corresponding complete or partial output logic signals, and registers to store the logic signals and either outputting them to output terminals or returning them as inputs to additional programmable logic blocks. The programmable logic blocks can contain pass gate logic, multiplexer logic, truth table logic, or AND/OR logic blocks.
  • [0013]
    Implementations of the above aspect may further include one or more of the following. The memory can be implemented using a TFT process technology that contains one or more of replaceable Fuses, Anti-fuses and SRAM elements. The process implementation is possible with any process technology where EPROM, EEPROM, Flash, Ferro-Electric or any other programmable element is vertically integrated.
  • [0014]
    In a second aspect, a multi-dimensional semiconductor device includes a first module layer having a plurality of circuit blocks formed on a first plane; and a second module layer formed on a second plane, including a plurality of configuration circuits formed to control a portion of the circuit blocks.
  • [0015]
    In a third aspect, a system includes a processor; data storage devices coupled to the processor; and a three-dimensional semiconductor device coupled to the processor, the 3D semiconductor device having a first module layer having a plurality of circuit blocks formed on a first plane and a second module layer formed on a second plane, including a plurality of configuration circuits formed to control a portion of the circuit blocks.
  • [0016]
    In a fourth aspect, a multi-dimensional semiconductor device includes a plurality of circuit blocks formed on a substrate; and a plurality of configuration circuits formed substantially above the substrate to control at least one circuit block.
  • [0017]
    Implementation of the fourth aspect may include one or more of the following. The configuration circuit includes a predetermined conductive pattern to control the circuit blocks. The configuration circuits can be memory elements with one device selected from the following: diode, transistor, thin film device, thin film resistor, thin film capacitor, thin film transistor (TFT). The memory element can be selected from the group consisting of volatile or non volatile memory elements. The memory element can also be selected from a group of fuse links, antifuse capacitors, SRAM cells, DRAM cells, metal optional links, EPROM cells, EEPROM cells, flash cells, and ferro-electric elements.
  • [0018]
    Implementations of the above aspects may include one or more of the following. The IC product is re-programmable in its initial stage with turnkey conversion to an ASIC. The IC has the end ASIC cost structure and FPGA re-programmability. The IC product offering occurs in two phases: the first stage is a generic FPGA that has re-programmability containing a programmable module, and the second stage is an ASIC with the entire programmable module replaced by 1 to 2 customized hard-wire masks.
  • [0019]
    A series product families can be provided with a modularized programmable element in an FPGA version followed by a turnkey custom ASIC with the same base die with 1-2 custom masks. The vertically integrated programmable module does not consume valuable silicon real estate of a base die. Furthermore, the design and layout of these product families adhere to removable module concept: ensuring the functionality and timing of the product in its FPGA and ASIC canonicals. These IC products can replace existing PLD and FPGA products and compete with existing Gate Arrays and ASIC's in cost and performance.
  • [0020]
    Advantages of the IC may include one or more of the following. An easy turnkey customization of an ASIC from an original smaller PLD or FPGA would greatly enhance time to market, performance, low cost and better reliability.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0021]
    FIG. 1 shows a cross sectional view of a first embodiment of an integrated circuit.
  • [0022]
    FIG. 2 shows a cross sectional view of a second embodiment of an integrated circuit.
  • [0023]
    FIG. 3 shows a cross sectional view of a third embodiment of an integrated circuit.
  • [0024]
    FIG. 4 shows a cross sectional view of a fourth embodiment of an integrated circuit.
  • [0025]
    FIG. 5 shows an exemplary AND-OR PLD Architecture.
  • [0026]
    FIG. 6 shows an exemplary AND-OR array gate realization of PLD.
  • [0027]
    FIG. 7 shows one EEPROM implementation of a P-Term logic array.
  • [0028]
    FIG. 8 shows P-term configuration for SRAM/hard-wired PLD architecture.
  • [0029]
    FIG. 9 shows an exemplary pass-gate logic.
  • [0030]
    FIG. 10 shows an exemplary 4-Input logic MUX.
  • [0031]
    FIG. 11 shows an exemplary 2-Input Truth Table.
  • [0032]
    FIG. 12 shows a logic tree implementation of a 4-Input Truth Table.
  • [0033]
    FIG. 13 shows an exemplary 6T SRAM.
  • [0034]
    FIG. 14 shows pass gate transistor logic controlled by SRAM.
  • [0035]
    FIG. 15 shows one embodiment of a 5×6 switch matrix.
  • [0036]
    FIG. 16 shows pass gate controlled by Vcc (power) or Vss (ground)
  • [0037]
    FIG. 17 shows the 5×6 switch matrix
  • DESCRIPTION
  • [0038]
    In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
  • [0039]
    The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, SOI material as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense.
  • [0040]
    The term module layer includes a structure that is fabricated using a series of predetermined process steps. The boundary of the structure is defined by a first step, one or more intermediate steps, and a final step. The resulting structure is formed on a substrate.
  • [0041]
    The term configuration circuit includes one or more configurable elements and connections that can be programmed for controlling one or more circuit blocks in accordance with a predetermined user-desired functionality. In one embodiment, the configuration circuits include a plurality of memory circuits to store instructions to configure an FPGA. In another embodiment, the configuration circuits include a first selectable configuration where a plurality of memory circuits is formed to store instructions to control one or more circuit blocks. The configuration circuits include a second selectable configuration with a predetermined conductive pattern formed in lieu of the memory circuit to control substantially the same circuit blocks. The memory circuit includes elements such as diode, transistor, resistor, capacitor, metal link, among others. The memory circuit also includes thin film elements. In yet another embodiment, the configuration circuits include a predetermined conductive pattern, via, resistor, capacitor or other suitable circuits formed in lieu of the memory circuit to control substantially the same circuit blocks.
  • [0042]
    The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal direction as defined above. Prepositions, such as “on”, “side”, “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.
  • [0043]
    FIG. 1 shows a cross sectional view of a first embodiment of an integrated circuit that can be selectably fabricated as either an FPGA or an ASIC. In this embodiment, a three-dimensional semiconductor device 100 is shown. The device 100 includes a first module layer 102 having a plurality of circuit blocks 104 embedded therein. The device 100 also includes a second module layer 106 formed substantially above the first module layer 102. One or more configuration circuits 108 are formed to store instructions to control a portion of the circuit blocks 104. In the embodiment of FIG. 1, wiring/routing circuits 112 are formed on a third layer 110 above the second layer 106. Circuits 112 connect to both circuits 104 and 108 to complete the functionality of the PLD.
  • [0044]
    FIG. 2 shows a cross sectional view of a second embodiment of an integrated circuit that can be selectably fabricated as either an FPGA or an ASIC. In this embodiment, a three-dimensional semiconductor device 120 is shown. The device 120 includes a first module layer 122 having a plurality of circuit blocks 124 embedded therein. The device 120 also includes a second module layer 126 formed substantially above the first module layer 122 that includes wiring and/or routing circuitry 128, and a third module layer 130 formed substantially above the second module layer 126 that includes configuration circuits 132. The wiring/routing circuitry 128 is electrically connected to the circuit blocks 124 and to configuration circuits 132 in the third module layer 130. The configuration circuits 132 store instructions to control a portion of the circuit blocks 124.
  • [0045]
    FIG. 3 shows a third embodiment which is substantially similar to the embodiment of FIG. 2. In the embodiment of FIG. 3, a fourth layer 140 having wiring/routing circuitry 142 is position above the third layer 130. The wiring/routing circuitry 142 is electrically connected to one of the following: one or more circuit blocks 124, one or more wiring/routing circuitry 128, and one or more configuration circuits 132.
  • [0046]
    FIG. 4 shows one implementation where the configuration memory element is SRAM. First, silicon transistors 150 are deposited on a substrate. A module layer of removable SRAM memory cells 152 are positioned above the silicon transistors 150, and a module layer of interconnect wiring or routing circuit 154 is formed above the removable memory cells 152. To allow this replacement, the design adheres to a hierarchical layout structure. As shown in FIG. 4, the SRAM cell module is sandwiched between the single crystal device layers below and the metal layers above electrically connecting to both. It also provides through connections “A” for the lower device layers to upper metal layers. The SRAM module contains no switching electrical signal routing inside the module. All such routing is in the layers above and below. Most of the programmable element configuration signals run inside the module. Upper layer connections to SRAM module “C” are minimized to Power, Ground and high drive data wires. Connections “B” between SRAM module and single crystal module only contain logic level signals and replaced later by Vcc and Vss wires. Most of the replaceable programmable elements and its configuration wiring is in the “replaceable module” while all the devices and wiring for the end ASIC is outside the “replaceable module”. In other embodiments, the replaceable module could exist between two metal layers or as the top most layer satisfying the same device and routing constraints.
  • [0047]
    Fabrication of the IC also follows a modularized device formation. Formation of transistors 150 and routing 154 is by utilizing a standard logic process flow used in the ASIC fabrication. Extra processing steps used for memory element 152 formation are inserted into the logic flow after circuit layer 150 is constructed. A full disclosure of the vertical integration of the TFT module using extra masks and extra processing is in the co-pending incorporated by reference applications discussed above.
  • [0048]
    During the customization, the base die and the data in those remaining mask layers do not change making the logistics associated with chip manufacture simple. Removal of the SRAM module provides a low cost standard logic process for the final ASIC construction with the added benefit of a smaller die size. The design timing is unaffected by this migration as lateral metal routing and silicon transistors are untouched. Software verification and the original FPGA design methodology provide a guaranteed final ASIC solution to the user. A full disclosure of the ASIC migration from the original FPGA is in the co-pending incorporated by reference applications discussed above.
  • [0049]
    In FIG. 4, the third module layer is formed substantially above the first and second module layers, wherein interconnect and routing signals are formed to connect the circuit blocks within the first and second module layers. Alternatively, the third module layer can be formed substantially below the first and second module layer with interconnect and routing signals formed to connect the circuit blocks within the first and second module layers. Alternatively, the third and fourth module layers positioned above and below the second module layer respectively, wherein the third and fourth module layers provide interconnect and routing signals to connect the circuit blocks within the first and second module layers.
  • [0050]
    In yet another embodiment of a programmable multi-dimensional semiconductor device, a first module layer is fabricated having a plurality of circuit blocks formed on a first plane. The programmable multi-dimensional semiconductor device also includes a second module layer formed on a second plane. A plurality of configuration circuits is then formed to store instructions to control a portion of the circuit blocks.
  • [0051]
    Next, details of the circuit blocks 104, the configuration circuit 108, and the wiring and/or routing circuit 112 in FIG. 1 are detailed.
  • [0052]
    A variety of digital or analog circuits can be used in circuit blocks 104. These circuit blocks include programmable logic blocks to allow user customization of logic. In one embodiment, programmable logic blocks are provided to respond to input data signals. The programmable logic blocks develop corresponding complete or partial output logic signals. Registers are used to store the output logic signals and either outputting them to output terminals or returning them as inputs to additional programmable logic blocks. The registers themselves can be programmable, allowing those to be configured such as T flip-flops, JK flip-flops, or any other register. The logic blocks may contain no registers, or the registers may be programmed to be by-passed to facilitate combinational logic implementation. The programmable logic block can be selected from one of a pass gate logic, a multiplexer logic, a truth table logic, or an AND/OR logic. FIG. 5 shows an exemplary AND-OR PLD Architecture. AND and OR arrays 202 and 204 contain user configurable programmable elements. FIG. 6 shows an exemplary AND-OR array gate realization of a three input, four P-term, four output PLD. The AND and OR array 210-212 are shown programmed to a specific pattern.
  • [0053]
    In yet other embodiments, the circuit block 104 contains a RAM/ROM logic block consisting of “logic element tree” or “P-Term logic array” blocks that perform logic functions. FIG. 7 shows one such NAND EEPROM implementation of a P-Term in NAND-NOR logic array, while FIG. 8 shows the same P-term configuration for either SRAM, or hard-wired PLD architectures. FIG. 7 shows two mirrored outputs P1 and P2. For output P1, an AND gate 232 receives signals from pass transistors 222, 224, 228 and 230. The pass transistor 222 is controlled by block 220 shown in the dashed circle, while the pass transistor 228 is controlled by block 226 shown inside the dashed circle. Similarly, the upper half of FIG. 8 includes an AND gate 252 that receives inputs from pass transistors 242, 244, 248 and 250, respectively.
  • [0054]
    FIG. 9 shows an exemplary pass-gate logic 260 connecting one input to one output. The NMOS pass gate voltage level S0 determines an ON and OFF connection. FIG. 10 shows an exemplary 4-Input logic MUX implementing an output function O where O=I0*S0+I1*S1+I2*S2+I3*S3. In the MUX, only one of S0 270, S1 272, S2 274, S3 276 has a logic one. The MUX is constructed by combining four NMOS pass gate logic elements 280-286 shown in FIG. 9.
  • [0055]
    FIG. 11 shows an exemplary 2-input truth table logic realization of an output function F where,
  • [0056]
    F=/A*/B*S0+/A*B*S1+A*/B*S2+A*B*S3 (/A means not A).
  • [0000]
    The truth table logic states are represented by S0, S1, S2 and S3. The realization is done through six inverters collectively designated 250 and eight pass transistors collectively designated 260. Logic states are stored in 4 programmable registers.
  • [0057]
    FIG. 12 shows a logic tree constructed with five 2-input truth table logic blocks 320-328 to perform a full four input truth table. A four input truth table has 16 possible logic states S0, S1, . . . , S15. As the number of inputs grows to N, this logic tree construction requires 2N logic states, and 2(N-1) branches in the logic tree. For large N values, a full truth table realization is less efficient compared to a partial product term AND-OR array realization.
  • [0058]
    In another embodiment, the programmable logic block can be a programmable microprocessor block. The microprocessor can be selected from third party IP cores such as: 8051, Z80, 68000, MIPS, ARM, and PowerPC. These microprocessor architectures include superscalar, Fine Grain Multi-Threading (FGMT) and Simultaneous Multi-Threading (SMT) that support Application Specific Packet Processing (ASPP) routines. To handle Programmable Network Interface (PNI) the processor can contain hardware and software configurability. Hardware upgradeability can be greatly enhanced in microprocessors embedded in PLD's by making use of the available logic content of the PLD device. Programmable features can include varying processor speed, cache memory system and processor configuration, enhancing the degree of Instruction Level Parallelism (ILP), enhancing Thread level parallelism (TLP). Such enhancements allow the user to optimize the core processor to their specific application. Cache parameters such as access latency, memory bandwidth, interleaving and partitioning are also programmable to further optimize processor performance and minimize cache hit miss rates. Additionally, the processor block can be a Very Long Instruction Word (VLIW) processor to handle multimedia applications. The processor block can include a cache controller to implement a large capacity cache as compared with an internal cache.
  • [0059]
    While a PLD can be configured to do DSP functions, the programmable logic block can also contain a digital signal processor (DSP), which is a special purpose processor designed to optimize performance for very high speed digital signal processing encountered in wireless and fiber-optic networks. The DSP applications can include programmable content for cache partitioning, digital filters, image processing and speech recognition blocks. These real-time DSP applications contain high interrupt rates and intensive numeric computations best handled by hardware blocks. In addition, the applications tend to be intensive in memory access operations, which may require the input and output of large quantities of data. The DSP cache memory may be configured to have a “Harvard” architecture with separate, independent program and data memories so that the two memories may be accessed simultaneously. This architecture permits an instruction and an operand to be fetched from memory in a single clock cycle. A modified Harvard architecture utilizes the program memory for storing both instructions and operands to achieve full memory utilization. The program and data memories are often interconnected with the core processor by separate program and data buses. When both instructions and operands (data) are stored in a single program memory, conflicts may arise in fetching data with the next instruction. Such conflicts have been resolved in prior art for DSP's by providing an instruction cache to store conflicting instructions for subsequent program execution.
  • [0060]
    In yet another embodiment, programmable logic block can contain software programmability. These software functions are executed in DSP, ARM, or MIPS type inserted IP cores, or an external host CPU. Accelerators connected by a configurable SRAM switching matrix enhance the computation power of the processors. The microprocessor has local permanent SRAM memory to swap, read, and write data. The switch matrix is pre-designed to offer both hard-wire and programmable options in the final ASIC. In this situation, the circuit block 104 can be a functional block that performs well-defined, commonly-needed function, such as special D/A or A/D converter, standard bus interface, or such block that implements special algorithms such as MPEG decode. The special algorithms implemented can be hardware versions of software. For example, algorithms relating to digital radio or cellular telephone such as WCDMA signal processing can be implemented by the functional block. Other functional blocks include PCI, mini-PCI, USB, UART blocks that can be configured by specifying the SRAM logic blocks.
  • [0061]
    In yet another embodiment, the circuit block 104 can be memory such as a register file, cache memory, static memory, or dynamic memory. A register file is an array of latches that operate at high speed. This register length counter may be programmable by the user. A cache memory has a high access throughput, short access latency and a smaller capacity as compared with main memory. The cache memory may be programmable to partition between the different requirements of the system design. One such need is the division between L1 and L2 cache requirements for networking applications. The memory can also be static random access memory or (SRAM) device with an array of single port, or multi-port addressable memory cells. Each cell includes a four transistor flip-flop and access transistors that are coupled to input/output nodes of the flip-flop. Data is written to the memory cell by applying a high or low logic level to one of the input/output nodes of the flip-flop through one of the access transistors. When the logic level is removed from the access transistor, the flip-flop retains this logic level at the input/output node. Data is read out from the flip-flop by turning on the access transistor. The memory can also be dynamic random access memory (DRAM). Generally, a DRAM cell consists of one transistor and a capacitor. A word line turns on/off the transistor at the time of reading/writing data stored in the capacitor, and the bit line is a data input/output path. DRAM data is destroyed during read, and refresh circuitry is used to continually refresh the data. Due to the low component count per bit, a high density memory device is achieved.
  • [0062]
    In another embodiment, the circuit block 104 can be an intellectual property (“IP”) core which is reusable for licensing from other companies or which is taken from the same/previous design. In core-based design, individual cores may be developed and verified independently as stand-alone modules, particularly when IP core is licensed from external design source. These functions are provided to the user as IP blocks as special hardware blocks or pre-configured programmable logic blocks. The IP blocks connect via a programmable switching matrix to each other and other programmable logic. The hardware logic block insertion to any position in a logic sequence is done through the configurable logic matrix. These hardware logic blocks offer a significant gate count reduction on high gate count frequently used logic functions, and the user does not require generic “logic element” customization. In both cases, the user saves simulation time, minimize logic gate count, improve performance, reduce power consumption and reduce product cost with pre-defined IP blocks. The switch matrix is replaced by hard-wires in the final ASIC.
  • [0063]
    The circuit blocks 104 can also be an array of programmable analog blocks. In one embodiment, the analog blocks include programmable PLL, DLL, ADC and DAC. In another embodiment, each block contains an operational amplifier, multiple programmable capacitors, and switching arrangements for connecting the capacitors in such as a way as to perform the desired function. Switched capacitor filters can also be used to achieve an accurate filter specification through a ratio of capacitors and an accurate control of the frequency of a sampling clock. Multiple PLL's can be programmed to run at different frequencies on the same chip to facilitate SoC applications requiring more than one clock frequency.
  • [0064]
    The circuit blocks 104 also contain data fetch and data write circuitry required to configure the configuration circuits 108. This operation may be executed by a host CPU residing in the system, or the PLD device itself. During power up, these circuits initialize and read the configuration data from an outside source, either in serial mode or in parallel mode. The data is stored in a predefined word length locally and written to the configurability allocation. The programmed configuration data is verified against the locally stored data and a programming error flag is generated if there is a mismatch. These circuits are redundant in the conversion of the PLD to an ASIC. However, these circuits are used in both FPGA and ASIC for test purposes, and has no cost penalty. A pin-out option has a “disable” feature to disconnect them for the customer use in the FPGA and ASIC.
  • [0065]
    Configuration circuits 108 provide active circuit control over digital circuits 104. One embodiment of the configuration circuit includes an array of memory elements. The user configuration of this memory amounts to a specific bitmap of the programmable memory in a software representation.
  • [0066]
    Suitable memory elements include volatile or non volatile memory elements. In non-volatile memory (NVM) based products, configurable data is held in one of metal link fuse, anti-fuse, EPROM, Flash, EEPROM memory element, or ferro-electric elements. The first two are one time programmable (OTP), while the last four can be programmed multiple times. As EPROM's require UV light to erase data, only Flash & EEPROM's lend to in-system programmability (ISP). In volatile products, the configurable data storage can be SRAM cells or DRAM cells. With DRAM cells, the data requires constant refresh to prevent losses from leakages. Additionally, one or more redundant memory cells controlling the same circuit block can be used to enhance device yield.
  • [0067]
    The components of the memory element array can be a resistor, capacitor, transistor or a diode. In another embodiment of the configuration circuit, a memory element can be formed using thin film deposition. The memory element can be a thin film resistor, thin film capacitor, thin film transistor (TFT) or a thin film diode or a group of thin film devices connected to form an SRAM cell.
  • [0068]
    This discussion is mostly on SRAM elements and can easily extend to include all other programmable elements. In all cases, the design needs to adhere to rules that allow programmable module elimination, with no changes to the base die, a concept not used in PLD, FPGA, Gate Array and ASIC products today.
  • [0069]
    An exemplary 6T SRAM cell, shown in FIG. 13, needs no high voltage capability, nor added process complexity. The cell of FIG. 13 has two back-to-back inverters 350-352 whose access is controlled by pass transistors 354-356. In addition, R-load & Thin Film Transistor (TFT) load PMOS based SRAM cells can be used for PLDs and FPGAs. To achieve zero stand-by power by eliminating sensing circuitry, and reduce memory element count for low input functions, these SRAM cells are embedded in truth table logic (also called Look-Up-Table) based architectures.
  • [0070]
    Pass gate transistor 360 logic controlled by SRAM is shown in FIG. 14. In this embodiment, the memory cell (such as the cell of FIG. 13) drives the pass transistor 360 to e affect an outcome. A 5×6-switch point matrix 370 controlled by 30-SRAM cells coupled to 30-NMOS pass gates is shown in FIG. 15. FIG. 16 shows the NMOS pass gate 360 logic controlled by the SRAM in FIG. 14 converted to hard-wire logic. A contact 362, connected to Vcc (logic 1) or Vss (logic 0) depending on the SRAM logic content, replace the SRAM cell. The SRAM logic mapping to hard wire connections are automatic and done by a software program that is verifiable against the bit-map.
  • [0071]
    Similarly, FIG. 17 shows the 5×6-switch point matrix 370 hard-wired by replacing the SRAM bits that control NMOS gates with hard-wires to Vcc or Vss. In FIG. 17, the bubble may represent either SRAM or hard-wire Vcc or Vss control on NMOS pass gates. In the case of Fuse or Antifuse arrays, contact or no contact between the two metal lines in FIG. 15 directly replaces the programmable element and there is no NMOS pass-gate needed.
  • [0072]
    The P-Term logic builds the core of PLD's and complex PLD's (CPLD's) that use AND-OR blocks 202-204 (or equivalent NAND-NOR type logic functions) as shown in the block diagram of FIG. 5 and one expansion is shown in FIG. 6 with and gates 210 and or gates 212. Gate implementation of two inputs (I1, I2) and two P-terms (P1, P2) NAND function can be single poly EEPROM bits as shown in FIG. 10. The dotted circle contains the charge trapping floating gate, the programming select transistor, tunneling diode, a control gate capacitor and programming access nodes. The SRAM cell replaces that entire circle in this invention as detailed next. The SRAM NAND-NOR array (also AND-OR array) replacement has not been realized in prior art as SRAM cells require Nwell & Pwell regions that consume large silicon area to prevent latch-up. The SRAM in TFT do not have well related constraints as NMOS and PMOS bodies are isolated from each other. Keeping the two pass gates in silicon layers and moving SRAM to TFT layers allow P-Term logic implementation with SRAM cells and subsequent replacement with hard-wires. In TFT SRAM conversion to final ASIC, the bubble on NMOS gate becomes a hard-wire connection to Vcc or Vss.
  • [0073]
    The length of input and output wires, and the drive on NMOS pass gates and logic gate delays determine the overall PLD delay timing, independent of the SRAM cell parameters. By moving SRAM cell to TFT upper layers, the chip X,Y dimensions are reduced over 20% to 50% compared to traditional SRAM FPGA's, providing a faster logic evaluation time. In addition, removal of SRAM cell later does not alter lateral wire length, wire loading and NMOS pass gate characteristic. The vertical dimension change in eliminating the memory module is negligible compared to the lateral dimension of the ASIC, and has no impact on timing. This allows maintaining identical timing between the FPGA and ASIC implementations with and without the SRAM cells. The final ASIC with smaller die size and no SRAM elements have superior reliability, similar to an ASIC, leading to lower board level burn-in and field failures compared to PLD's and FPGA's in use today.
  • [0074]
    Next, the wiring and/or routing circuit 112 is discussed. The wiring and/or routing circuit connects each logic block to each other logic block. The wiring/routing circuit allows a high degree of routing flexibility per silicon area consumed and uniformly fast propagation of signals, including high-fanout signals, throughout the device. The wiring module may contain one or many levels of metal interconnects.
  • [0075]
    One embodiment of a switch matrix is a 6×5 programmable switch-matrix with 30 SRAM bits (or 30 Anti-fuses, or 30 fuses), shown in FIG. 15. The box in FIG. 14 contains the SRAM cell shown inside dotted box of FIG. 14, where the pass gate makes the connection between the two wires, and the SRAM bit holds the configuration data. In this configuration, the wire connection in circuit 112 occurs via a pass transistor located in circuit 104 controlled by an SRAM cell in circuit 108. During power-up, a permanent non-volatile memory block located in the system, loads the correct configuration data into SRAM cells. In Fuse or Anti-fuse applications, the box simply represents the programmable element in circuit 108 between the two wires in circuit 112. During the ASIC conversion this link is replaced with an open or short between the wires.
  • [0076]
    Another embodiment provides short interconnect segments that could be joined to each other and to input and output terminals of the logic blocks at programmable interconnection points. In another embodiment, direct connections to adjacent logic blocks can be used to increase speed. For global signals that traverse long distances, longer lines are used. Segmented interconnect structures with routing lines of varied lengths can be used. In yet other embodiments, a hierarchical interconnect structure provides lines of short lengths connectable at boundaries to lines of longer lengths extending between the boundaries, and larger boundaries with lines of even longer length extending between those boundaries. The routing circuit can connect adjacent logic blocks in two different hierarchical blocks differently than adjacent logic blocks in the same hierarchical block. Alternatively, a tile-based interconnect structure can be used where lines of varying lengths in which each tile in a rectangular array may be identical to each other tile. In yet another implementation, the interconnect lines can be separated from the logic block inputs by way of a routing matrix, which gives each interconnect line more flexible access to the logic block inputs. In another embodiment, interconnect routing is driven by programmable buffers. Long wire lengths can be sub-divided into smaller length segments with smaller buffers to achieve a net reduction in the overall wire delay, and to obtain predictable timing in the logic routing of the PLD.
  • [0077]
    Next, a brief description of the manufacturing process is discussed. During manufacturing, one or more digital circuits can be formed on a substrate. Next, the process selectively fabricates either a memory circuit or a conductive pattern substantially above the digital circuits to control portion of digital circuits. Finally, the process fabricates an interconnect and routing layer substantially above the digital circuits and memory circuits to connect digital circuits and one of the memory circuit or the conductive pattern.
  • [0078]
    The process can be modified to fabricate a generic field programmable gate array (FPGA) with the constructed memory circuit or an application specific integrated circuit (ASIC) with the constructed conductive pattern. Multiple ASICs can be fabricated with different variations of conductive patterns. The memory circuit and the conductive pattern have one or more substantially matching circuit characteristics. In this case, timing characteristics substantially unchanged by the circuit control option. The process thus fabricates a programmable logic device by constructing digital circuits on a substrate; and constructing a non-planar circuit on the substrate after constructing the digital circuits, the non-planar circuit being either a memory deposited to store data to configure the digital circuits to form a field programmable gate array (FPGA) or a conductive pattern deposited to hard-wire the digital circuits to form an application specific integrated circuit (ASIC), wherein the deposited memory and the conductive pattern have substantially matching timing characteristics. In another embodiment, the hard-wire ASIC option may be incorporated into the digital circuit layer 100. In another embodiment, the hard-wire ASIC option is incorporated into the routing layer 110.
  • [0079]
    Although an illustrative embodiment of the present invention, and various modifications thereof, have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to this precise embodiment and the described modifications, and that various changes and further modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention as defined in the appended claims.

Claims (20)

  1. 1. A three-dimensional semiconductor device, comprising:
    a configuration circuit to generate a digital signal, further comprised of:
    a first element to generate a digital one signal; and
    a second element to generate a digital zero signal; and
    a first module layer comprising a plurality of circuit blocks, wherein at least one of the circuit blocks is controlled by the digital signal; and
    a second module layer comprising one of said first or second elements positioned substantially above the first module layer.
  2. 2. The device of claim 1, wherein the configuration circuit comprises a memory element.
  3. 3. The device of claim 1, wherein the second module layer comprises one element selected from the following: diode, transistor, capacitor, resistor, electrolyte, refractive metal, ferro-electric, carbon nano-tube, wire, thin film element, thin film resistor, thin film capacitor, thin film transistor (TFT), magnetic element, chemical element, and photo-electric element.
  4. 4. The device of claim 1, further comprising interconnect and routing circuits in a third module layer positioned above the first module layer.
  5. 5. The device of claim 1, wherein said configuration circuit is further comprised of:
    said first element coupled to a voltage source at the digital one voltage level; and
    said second element coupled to a voltage source at a digital zero voltage level.
  6. 6. The device of claim 1, wherein the first element comprises a programmable element coupled to a digital one supply voltage level and the second element comprises a programmable element coupled to a digital zero supply voltage level.
  7. 7. The device of claim 1, wherein one of the first or second elements of the configuration circuit is in the first module layer.
  8. 8. The device of claim 1, wherein the first module layer comprises a semiconductor substrate layer.
  9. 9. The device of claim 2, wherein the memory element further comprises one of: fuse links, antifuse capacitors, SRAM cells, DRAM cells, metal optional links, thin-film memory cells, EPROM cells, EEPROM cells, flash cells, ferro-electric elements, electro-chemical elements, electromagnetic elements, carbon nano-tube elements, optical elements, mask programmable elements and any other memory element.
  10. 10. The device of claim 5, wherein the first element is a thin-film P-type carrier transistor or resistor.
  11. 11. A programmable semiconductor device, wherein:
    a circuit block comprises a transistor in a in a first module layer; and
    a configuration circuit to control the circuit block comprising a transistor in a second module layer positioned above the first module layer.
  12. 12. The device of claim 11, wherein the configuration circuit comprises a memory element.
  13. 13. The device of claim 11, wherein the transistor in the second module layer is a thin film transistor (TFT).
  14. 14. The device of claim 11, further comprising interconnect and routing circuits in a third module layer positioned above the first module layer.
  15. 15. The device of claim 11, wherein the configuration circuit comprises a transistor in the first module layer.
  16. 16. The device of claim 13, wherein the transistor is a P-type carrier transistor further coupled to a voltage source at the digital one voltage level.
  17. 17. The device of claim 13, wherein the transistor is an N-type carrier transistor further coupled to a voltage source at the digital zero voltage level.
  18. 18. The device of claim 12, wherein the memory element further comprises:
    a pull-up element coupled to a voltage source at digital one voltage level; and
    a pull-down element coupled to a voltage source at a digital zero voltage level;
    wherein, the configuration circuit generates a digital one or a digital zero signal level by configuring the memory element.
  19. 19. The device of claim 12, wherein the memory element further comprises one of: fuse links, antifuse capacitors, SRAM cells, DRAM cells, metal optional links, thin-film memory cells, EPROM cells, EEPROM cells, flash cells, ferro-electric elements, electrochemical elements, electromagnetic elements, carbon nano-tube elements, optical elements, mask programmable elements and any other memory element.
  20. 20. A three-dimensional semiconductor device, comprising:
    a circuit block located in a first module layer; and
    a configuration circuit to control the circuit block further comprising a configurable element in a second module layer positioned above the first module layer.
US11363304 2002-07-08 2006-02-27 Three dimensional integrated circuits Active 2025-04-28 US8429585B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US39376302 true 2002-07-08 2002-07-08
US39707002 true 2002-07-22 2002-07-22
US40000702 true 2002-08-01 2002-08-01
US10267483 US20040004239A1 (en) 2002-07-08 2002-10-08 Three dimensional integrated circuits
US11363304 US8429585B2 (en) 2002-07-08 2006-02-27 Three dimensional integrated circuits

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11363304 US8429585B2 (en) 2002-07-08 2006-02-27 Three dimensional integrated circuits
US13609108 US8856699B2 (en) 2002-07-08 2012-09-10 Three dimensional integrated circuits

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10267483 Continuation US20040004239A1 (en) 2002-07-08 2002-10-08 Three dimensional integrated circuits

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13609108 Continuation US8856699B2 (en) 2002-07-08 2012-09-10 Three dimensional integrated circuits

Publications (2)

Publication Number Publication Date
US20060150137A1 true true US20060150137A1 (en) 2006-07-06
US8429585B2 US8429585B2 (en) 2013-04-23

Family

ID=33303815

Family Applications (15)

Application Number Title Priority Date Filing Date
US10846699 Active - Reinstated 2022-12-26 US7112994B2 (en) 2002-07-08 2004-05-17 Three dimensional integrated circuits
US10937828 Active 2024-08-18 US7777319B2 (en) 2002-07-08 2004-09-10 Three dimensional integrated circuits
US10988396 Active 2024-01-02 US7268580B2 (en) 2002-07-08 2004-11-15 Configuration circuits for three dimensional programmable logic devices
US11363304 Active 2025-04-28 US8429585B2 (en) 2002-07-08 2006-02-27 Three dimensional integrated circuits
US11365031 Active 2023-01-16 US7285982B2 (en) 2002-07-08 2006-03-02 Configuration circuits for programmable logic devices
US11801739 Active US7362133B2 (en) 2002-07-08 2007-05-11 Three dimensional integrated circuits
US11985822 Active US7446563B2 (en) 2002-07-08 2007-11-19 Three dimensional integrated circuits
US12045635 Active US7463059B2 (en) 2002-07-08 2008-03-10 Alterable application specific integrated circuit (ASIC)
US12105259 Active US7538575B2 (en) 2002-07-08 2008-04-17 Three dimensional integrated circuits
US12254629 Active US7656192B2 (en) 2002-07-08 2008-10-20 Three dimensional integrated circuits
US12834077 Active 2023-08-11 US8829664B2 (en) 2002-07-08 2010-07-12 Three dimensional integrated circuits
US13609108 Active US8856699B2 (en) 2002-07-08 2012-09-10 Three dimensional integrated circuits
US14458939 Active US9240790B2 (en) 2002-07-08 2014-08-13 Three dimensional integrated circuits
US14949679 Active US9912336B2 (en) 2002-07-08 2015-11-23 Three dimensional integrated circuits
US15893537 Pending US20180167071A1 (en) 2002-07-08 2018-02-09 Three dimensional integrated circuits

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US10846699 Active - Reinstated 2022-12-26 US7112994B2 (en) 2002-07-08 2004-05-17 Three dimensional integrated circuits
US10937828 Active 2024-08-18 US7777319B2 (en) 2002-07-08 2004-09-10 Three dimensional integrated circuits
US10988396 Active 2024-01-02 US7268580B2 (en) 2002-07-08 2004-11-15 Configuration circuits for three dimensional programmable logic devices

Family Applications After (11)

Application Number Title Priority Date Filing Date
US11365031 Active 2023-01-16 US7285982B2 (en) 2002-07-08 2006-03-02 Configuration circuits for programmable logic devices
US11801739 Active US7362133B2 (en) 2002-07-08 2007-05-11 Three dimensional integrated circuits
US11985822 Active US7446563B2 (en) 2002-07-08 2007-11-19 Three dimensional integrated circuits
US12045635 Active US7463059B2 (en) 2002-07-08 2008-03-10 Alterable application specific integrated circuit (ASIC)
US12105259 Active US7538575B2 (en) 2002-07-08 2008-04-17 Three dimensional integrated circuits
US12254629 Active US7656192B2 (en) 2002-07-08 2008-10-20 Three dimensional integrated circuits
US12834077 Active 2023-08-11 US8829664B2 (en) 2002-07-08 2010-07-12 Three dimensional integrated circuits
US13609108 Active US8856699B2 (en) 2002-07-08 2012-09-10 Three dimensional integrated circuits
US14458939 Active US9240790B2 (en) 2002-07-08 2014-08-13 Three dimensional integrated circuits
US14949679 Active US9912336B2 (en) 2002-07-08 2015-11-23 Three dimensional integrated circuits
US15893537 Pending US20180167071A1 (en) 2002-07-08 2018-02-09 Three dimensional integrated circuits

Country Status (1)

Country Link
US (15) US7112994B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090128189A1 (en) * 2007-11-19 2009-05-21 Raminda Udaya Madurawe Three dimensional programmable devices
US9021414B1 (en) * 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices

Families Citing this family (114)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7673273B2 (en) * 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
USRE45110E1 (en) 2006-03-20 2014-09-02 Raminda Udaya Madurawe MPGA products based on a prototype FPGA
US7112994B2 (en) 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US6992503B2 (en) 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US7489164B2 (en) * 2004-05-17 2009-02-10 Raminda Udaya Madurawe Multi-port memory devices
US20040004251A1 (en) * 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US6747478B2 (en) * 2002-07-08 2004-06-08 Viciciv Field programmable gate array with convertibility to application specific integrated circuit
US7193437B2 (en) * 2003-02-14 2007-03-20 Stmicroelectronics S.R.L. Architecture for a connection block in reconfigurable gate arrays
US7757197B1 (en) * 2003-05-29 2010-07-13 Altera Corporation Method and apparatus for utilizing constraints for the routing of a design on a programmable logic device
US7129744B2 (en) * 2003-10-23 2006-10-31 Viciciv Technology Programmable interconnect structures
US20050116738A1 (en) * 2003-12-01 2005-06-02 Lsi Logic Corporation Integrated circuits, and design and manufacture thereof
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
US7622947B1 (en) * 2003-12-18 2009-11-24 Nvidia Corporation Redundant circuit presents connections on specified I/O ports
KR100564611B1 (en) * 2004-02-14 2006-03-29 삼성전자주식회사 Damping structure for hard disk drive
US7635988B2 (en) * 2007-11-19 2009-12-22 Tier Logic, Inc. Multi-port thin-film memory devices
US7243329B2 (en) 2004-07-02 2007-07-10 Altera Corporation Application-specific integrated circuit equivalents of programmable logic and associated methods
US7222324B1 (en) * 2005-01-14 2007-05-22 Xilinx, Inc. Method and system for providing placement based configurations in programmable logic devices
US7620924B2 (en) * 2005-03-14 2009-11-17 Lsi Corporation Base platforms with combined ASIC and FPGA features and process of using the same
US7305646B2 (en) * 2005-05-09 2007-12-04 Lsi Corporation Relocatable mixed-signal functions
US7360178B2 (en) * 2005-05-24 2008-04-15 Lsi Logic Corporation Mixed-signal functions using R-cells
US7400167B2 (en) * 2005-08-16 2008-07-15 Altera Corporation Apparatus and methods for optimizing the performance of programmable logic devices
US7327159B1 (en) * 2005-11-28 2008-02-05 Lattice Semiconductor Corporation Interface block architectures
US7739639B2 (en) * 2006-04-28 2010-06-15 Lsi Corporation Method and apparatus of core timing prediction of core logic in the chip-level implementation process through an over-core window on a chip-level routing layer
US8513791B2 (en) * 2007-05-18 2013-08-20 International Business Machines Corporation Compact multi-port CAM cell implemented in 3D vertical integration
US7825681B2 (en) * 2007-06-25 2010-11-02 Giga-Byte Technology Co. Common modules for DDRII SDRAM and DDRIII SDRAM
US7847586B2 (en) * 2007-08-20 2010-12-07 Northern Lights Semiconductor Corp. Integrate circuit chip with magnetic devices
US7772880B2 (en) * 2007-09-12 2010-08-10 Neal Solomon Reprogrammable three dimensional intelligent system on a chip
US7609578B2 (en) * 2007-10-31 2009-10-27 Broadcom Corporation Quad SRAM based one time programmable memory
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US7812458B2 (en) * 2007-11-19 2010-10-12 Tier Logic, Inc. Pad invariant FPGA and ASIC devices
US7795913B2 (en) * 2007-12-26 2010-09-14 Tier Logic Programmable latch based multiplier
US7573294B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7602213B2 (en) * 2007-12-26 2009-10-13 Tier Logic, Inc. Using programmable latch to implement logic
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7652501B2 (en) * 2008-01-07 2010-01-26 Unity Semiconductor Corporation Programmable logic device structure using third dimensional memory
US8230375B2 (en) 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits
JP5385575B2 (en) * 2008-09-29 2014-01-08 ラピスセミコンダクタ株式会社 A semiconductor memory device
US8378715B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US9711407B2 (en) 2009-04-14 2017-07-18 Monolithic 3D Inc. Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer
US7986042B2 (en) 2009-04-14 2011-07-26 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US8395191B2 (en) 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US8384426B2 (en) 2009-04-14 2013-02-26 Monolithic 3D Inc. Semiconductor device and structure
US8058137B1 (en) 2009-04-14 2011-11-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US8148728B2 (en) 2009-10-12 2012-04-03 Monolithic 3D, Inc. Method for fabrication of a semiconductor device and structure
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US20110031997A1 (en) * 2009-04-14 2011-02-10 NuPGA Corporation Method for fabrication of a semiconductor device and structure
US8427200B2 (en) 2009-04-14 2013-04-23 Monolithic 3D Inc. 3D semiconductor device
US8669778B1 (en) 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8373439B2 (en) 2009-04-14 2013-02-12 Monolithic 3D Inc. 3D semiconductor device
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US8405420B2 (en) 2009-04-14 2013-03-26 Monolithic 3D Inc. System comprising a semiconductor device and structure
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
US8330489B2 (en) * 2009-04-28 2012-12-11 International Business Machines Corporation Universal inter-layer interconnect for multi-layer semiconductor stacks
US8385148B2 (en) * 2009-06-15 2013-02-26 Broadcom Corporation Scalable, dynamic power management scheme for switching architectures utilizing multiple banks
US8533388B2 (en) * 2009-06-15 2013-09-10 Broadcom Corporation Scalable multi-bank memory architecture
US7830171B1 (en) * 2009-07-24 2010-11-09 Xilinx, Inc. Method and apparatus for initializing an integrated circuit
US20110199116A1 (en) * 2010-02-16 2011-08-18 NuPGA Corporation Method for fabrication of a semiconductor device and structure
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US8445918B2 (en) 2010-08-13 2013-05-21 International Business Machines Corporation Thermal enhancement for multi-layer semiconductor stacks
US8258810B2 (en) 2010-09-30 2012-09-04 Monolithic 3D Inc. 3D semiconductor device
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8026521B1 (en) 2010-10-11 2011-09-27 Monolithic 3D Inc. Semiconductor device and structure
US8114757B1 (en) 2010-10-11 2012-02-14 Monolithic 3D Inc. Semiconductor device and structure
US8476145B2 (en) 2010-10-13 2013-07-02 Monolithic 3D Inc. Method of fabricating a semiconductor device and structure
US8283215B2 (en) 2010-10-13 2012-10-09 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US8373230B1 (en) 2010-10-13 2013-02-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8379458B1 (en) 2010-10-13 2013-02-19 Monolithic 3D Inc. Semiconductor device and structure
US8362800B2 (en) * 2010-10-13 2013-01-29 Monolithic 3D Inc. 3D semiconductor device including field repairable logics
US8293578B2 (en) 2010-10-26 2012-10-23 International Business Machines Corporation Hybrid bonding techniques for multi-layer semiconductor stacks
US8159265B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Memory for metal configurable integrated circuits
US8159266B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Metal configurable integrated circuits
US8159268B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Interconnect structures for metal configurable integrated circuits
US8536023B2 (en) 2010-11-22 2013-09-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device and structure
US8541819B1 (en) 2010-12-09 2013-09-24 Monolithic 3D Inc. Semiconductor device and structure
US8450804B2 (en) 2011-03-06 2013-05-28 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8298875B1 (en) 2011-03-06 2012-10-30 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8493089B2 (en) 2011-04-06 2013-07-23 International Business Machines Corporation Programmable logic circuit using three-dimensional stacking techniques
US8581349B1 (en) 2011-05-02 2013-11-12 Monolithic 3D Inc. 3D memory semiconductor device and structure
KR20130019207A (en) * 2011-08-16 2013-02-26 삼성전자주식회사 Stacked mram device and memory system having the same
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8669780B2 (en) 2011-10-31 2014-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit connection structure and method
US9000557B2 (en) 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9853053B2 (en) 2012-09-10 2017-12-26 3B Technologies, Inc. Three dimension integrated circuits employing thin film transistors
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US8574929B1 (en) 2012-11-16 2013-11-05 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US9385058B1 (en) 2012-12-29 2016-07-05 Monolithic 3D Inc. Semiconductor device and structure
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US8675405B1 (en) * 2013-03-12 2014-03-18 Cypress Semiconductor Corp. Method to reduce program disturbs in non-volatile memory cells
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
EP2974022A4 (en) * 2013-03-15 2016-12-07 Univ California Fine-grained power gating in fpga interconnects
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
JP6272713B2 (en) 2013-03-25 2018-01-31 株式会社半導体エネルギー研究所 Programmable logic device and semiconductor device
US9496050B2 (en) 2013-05-22 2016-11-15 Micron Technology, Inc. Methods and apparatuses for stacked device testing
US9755648B2 (en) * 2013-11-22 2017-09-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9298874B2 (en) * 2014-02-07 2016-03-29 Qualcomm Incorporated Time-variant temperature-based 2-D and 3-D wire routing
US9659137B2 (en) * 2014-02-18 2017-05-23 Samsung Electronics Co., Ltd. Method of verifying layout of mask ROM
US9619610B1 (en) 2015-10-01 2017-04-11 Altera Corporation Control block size reduction through IP migration in an integrated circuit device
US20170338213A1 (en) * 2016-05-19 2017-11-23 Sanmina Corporation Non-volatile dual in-line memory module (nvdimm) multichip package

Citations (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4609986A (en) * 1984-06-14 1986-09-02 Altera Corporation Programmable logic array device using EPROM technology
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
US4761768A (en) * 1985-03-04 1988-08-02 Lattice Semiconductor Corporation Programmable logic device
US4831573A (en) * 1987-03-06 1989-05-16 Altera Corporation Programmable integrated circuit micro-sequencer device
US4864161A (en) * 1988-05-05 1989-09-05 Altera Corporation Multifunction flip-flop-type circuit
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4873459A (en) * 1986-09-19 1989-10-10 Actel Corporation Programmable interconnect architecture
US5164612A (en) * 1992-04-16 1992-11-17 Kaplinsky Cecil H Programmable CMOS flip-flop emptying multiplexers
US5166556A (en) * 1991-01-22 1992-11-24 Myson Technology, Inc. Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits
US5191241A (en) * 1990-08-01 1993-03-02 Actel Corporation Programmable interconnect architecture
US5216636A (en) * 1991-09-16 1993-06-01 Advanced Micro Devices, Inc. Cmos memory cell
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
US5457410A (en) * 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5502333A (en) * 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5563526A (en) * 1994-01-03 1996-10-08 Texas Instruments Incorporated Programmable mixed-mode integrated circuit architecture
US5581501A (en) * 1995-08-17 1996-12-03 Altera Corporation Nonvolatile SRAM cells and cell arrays
US5612631A (en) * 1985-03-29 1997-03-18 Advanced Micro Devices, Inc. An I/O macrocell for a programmable logic device
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5629637A (en) * 1995-08-18 1997-05-13 Xilinx, Inc. Method of time multiplexing a programmable logic device
US5646878A (en) * 1995-06-02 1997-07-08 Motorola, Inc. Content addressable memory system
US5679967A (en) * 1985-01-20 1997-10-21 Chip Express (Israel) Ltd. Customizable three metal layer gate array devices
US5684744A (en) * 1995-12-11 1997-11-04 Hewlett-Packard Company Configurable multifunction flip-flop
US5701333A (en) * 1994-12-05 1997-12-23 Nec Corporation Diversity receiver in which reception characteristics can be improved
US5737235A (en) * 1995-05-02 1998-04-07 Xilinx Inc FPGA with parallel and serial user interfaces
US5781031A (en) * 1995-11-21 1998-07-14 International Business Machines Corporation Programmable logic array
US5793115A (en) * 1993-09-30 1998-08-11 Kopin Corporation Three dimensional processor using transferred thin film circuits
US5818728A (en) * 1994-11-21 1998-10-06 Chip Express (Israel) Ltd. Mapping of gate arrays
US5835405A (en) * 1993-12-13 1998-11-10 Lattice Semiconductor Corporation Application specific modules in a programmable logic device
US5844422A (en) * 1996-11-13 1998-12-01 Xilinx, Inc. State saving and restoration in reprogrammable FPGAs
US5880598A (en) * 1997-01-10 1999-03-09 Xilinx, Inc. Tile-based modular routing resources for high density programmable logic device
US5926035A (en) * 1996-06-26 1999-07-20 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
US5943574A (en) * 1998-02-23 1999-08-24 Motorola, Inc. Method of fabricating 3D multilayer semiconductor circuits
US5949719A (en) * 1995-12-20 1999-09-07 International Business Machines Corporation Field programmable memory array
US5949710A (en) * 1996-04-10 1999-09-07 Altera Corporation Programmable interconnect junction
US6005806A (en) * 1996-03-14 1999-12-21 Altera Corporation Nonvolatile configuration cells and cell arrays
US6018476A (en) * 1996-09-16 2000-01-25 Altera Corporation Nonvolatile configuration cells and cell arrays
US6091263A (en) * 1997-12-12 2000-07-18 Xilinx, Inc. Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
US6097211A (en) * 1996-07-18 2000-08-01 Altera Corporation Configuration memory integrated circuit
US6134171A (en) * 1994-06-02 2000-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having hierarchical power source arrangement
US6134173A (en) * 1991-09-03 2000-10-17 Altera Corporation Programmable logic array integrated circuits
US6191614B1 (en) * 1999-04-05 2001-02-20 Xilinx, Inc. FPGA configuration circuit including bus-based CRC register
US6211697B1 (en) * 1999-05-25 2001-04-03 Actel Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure
US6239613B1 (en) * 1996-01-10 2001-05-29 Altera Corporation Tristate structures for programmable logic devices
US6242767B1 (en) * 1997-11-10 2001-06-05 Lightspeed Semiconductor Corp. Asic routing architecture
US6242945B1 (en) * 1997-03-04 2001-06-05 Xilinx, Inc. Field programmable gate array with mask programmable I/O drivers
US20010003428A1 (en) * 1999-05-13 2001-06-14 Easic Corp. Semiconductor device
US6255848B1 (en) * 1999-04-05 2001-07-03 Xilinx, Inc. Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA
US6262596B1 (en) * 1999-04-05 2001-07-17 Xilinx, Inc. Configuration bus interface circuit for FPGAS
US6271542B1 (en) * 1997-12-08 2001-08-07 International Business Machines Corporation Merged logic and memory combining thin film and bulk Si transistors
US6275064B1 (en) * 1997-12-22 2001-08-14 Vantis Corporation Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits
US6275065B1 (en) * 1996-04-09 2001-08-14 Altera Corporation Programmable logic integrated circuit architecture incorporating a lonely register
US20010019155A1 (en) * 1994-03-17 2001-09-06 Suguru Warashina Semiconductor device and method of manufacturing semiconductor device
US20010047509A1 (en) * 2000-05-25 2001-11-29 Mason Jeffrey M. Modular design method and system for programmable logic devices
US6326651B1 (en) * 1999-03-08 2001-12-04 Matsushita Electric Industrial Co., Ltd. Field-programmable gate array with ferroelectric thin film
US6331790B1 (en) * 2000-03-10 2001-12-18 Easic Corporation Customizable and programmable cell array
US6331784B1 (en) * 2000-07-28 2001-12-18 Atmel Corporation Secure programmable logic device
US6337579B1 (en) * 1999-03-05 2002-01-08 Rohm Co., Ltd. Multichip semiconductor device
US6340830B1 (en) * 1992-06-09 2002-01-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US6346824B1 (en) * 1996-04-09 2002-02-12 Xilinx, Inc. Dedicated function fabric for use in field programmable gate arrays
US6353562B2 (en) * 2000-02-09 2002-03-05 Infineon Technologies Ag Integrated semiconductor memory with redundant units for memory cells
US6404226B1 (en) * 1999-09-21 2002-06-11 Lattice Semiconductor Corporation Integrated circuit with standard cell logic and spare gates
US6420925B1 (en) * 2001-01-09 2002-07-16 International Business Machines Corporation Programmable latch device with integrated programmable element
US6421817B1 (en) * 1997-05-29 2002-07-16 Xilinx, Inc. System and method of computation in a programmable logic device using virtual instructions
US6424011B1 (en) * 1997-04-14 2002-07-23 International Business Machines Corporation Mixed memory integration with NVRAM, dram and sram cell structures on same substrate
US6426649B1 (en) * 2000-12-29 2002-07-30 Quicklogic Corporation Architecture for field programmable gate array
US6448808B2 (en) * 1997-02-26 2002-09-10 Xilinx, Inc. Interconnect structure for a programmable logic device
US20020147898A1 (en) * 2001-04-07 2002-10-10 Rentschler Eric M. Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices
US6480027B1 (en) * 1999-03-04 2002-11-12 Altera Corporation Driver circuitry for programmable logic devices
US6483736B2 (en) * 1998-11-16 2002-11-19 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6486703B2 (en) * 1998-08-04 2002-11-26 Micron Technology, Inc. Programmable logic array with vertical transistors
US20020177260A1 (en) * 2001-01-29 2002-11-28 Koichi Matsumoto Semiconductor device and method of fabricating the same
US20020186044A1 (en) * 1997-10-09 2002-12-12 Vantis Corporation Variable grain architecture for FPGA integrated circuits
US6496887B1 (en) * 1998-03-16 2002-12-17 Actel Corporation SRAM bus architecture and interconnect to an FPGA
US20030001615A1 (en) * 2001-06-29 2003-01-02 Semiconductor Technology Academic Research Center Programmable logic circuit device having look up table enabling to reduce implementation area
US6504742B1 (en) * 2001-10-31 2003-01-07 Hewlett-Packard Company 3-D memory device for large storage capacity
US20030023762A1 (en) * 2001-07-25 2003-01-30 Xilinx, Inc. Configurable communication integrated circuit
US6515511B2 (en) * 2000-02-17 2003-02-04 Nec Corporation Semiconductor integrated circuit and semiconductor integrated circuit device
US6526559B2 (en) * 2001-04-13 2003-02-25 Interface & Control Systems, Inc. Method for creating circuit redundancy in programmable logic devices
US6525963B2 (en) * 1999-04-09 2003-02-25 Infineon Technologies Ag Programmable read-only memory and method for operating the read-only memory
US20030085733A1 (en) * 2001-10-16 2003-05-08 Pugh Daniel J. Field programmable gate array core cell with efficient logic packing
US6582980B2 (en) * 2001-01-30 2003-06-24 Eastman Kodak Company System for integrating digital control with common substrate display devices
US6613611B1 (en) * 2000-12-22 2003-09-02 Lightspeed Semiconductor Corporation ASIC routing architecture with variable number of custom masks
US6627985B2 (en) * 2001-12-05 2003-09-30 Arbor Company Llp Reconfigurable processor module comprising hybrid stacked integrated circuit die elements
US6737675B2 (en) * 2002-06-27 2004-05-18 Matrix Semiconductor, Inc. High density 3D rail stack arrays
US6735962B2 (en) * 2002-04-26 2004-05-18 Nippon Soken, Inc. Composite auxiliary machine for vehicle and control unit thereof
US6781409B2 (en) * 2001-10-10 2004-08-24 Altera Corporation Apparatus and methods for silicon-on-insulator transistors in programmable logic devices
US20040178819A1 (en) * 2003-03-12 2004-09-16 Xilinx, Inc. Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice
US6798240B1 (en) * 2003-01-24 2004-09-28 Altera Corporation Logic circuitry with shared lookup table
US20060195729A1 (en) * 2001-12-05 2006-08-31 Arbor Company Llp Reconfigurable processor module comprising hybrid stacked integrated circuit die elements
US7312109B2 (en) * 2002-07-08 2007-12-25 Viciciv, Inc. Methods for fabricating fuse programmable three dimensional integrated circuits
US8230375B2 (en) * 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits

Family Cites Families (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US23762A (en) * 1859-04-26 Improvement in breech-loading fire-arms
US549710A (en) * 1895-11-12 Cartridge-holder
US47509A (en) * 1865-05-02 Improvement in sick-chairs
US626596A (en) * 1899-06-06 Fire-hose nozzle
US661429A (en) * 1900-02-15 1900-11-06 Henry F Stanley Refrigerator-car.
US4207556A (en) 1976-12-14 1980-06-10 Nippon Telegraph And Telephone Public Corporation Programmable logic array arrangement
US4646266A (en) 1984-09-28 1987-02-24 Energy Conversion Devices, Inc. Programmable semiconductor structures and methods for using the same
US5367208A (en) 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5377124A (en) 1989-09-20 1994-12-27 Aptix Corporation Field programmable printed circuit board
US5701233A (en) 1995-01-23 1997-12-23 Irvine Sensors Corporation Stackable modules and multimodular assemblies
US5754826A (en) 1995-08-04 1998-05-19 Synopsys, Inc. CAD and simulation system for targeting IC designs to multiple fabrication processes
US5784313A (en) 1995-08-18 1998-07-21 Xilinx, Inc. Programmable logic device including configuration data or user data memory slices
US5925920A (en) 1996-06-12 1999-07-20 Quicklogic Corporation Techniques and circuits for high yield improvements in programmable devices using redundant routing resources
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
US6079211A (en) * 1997-08-14 2000-06-27 Turbodyne Systems, Inc. Two-stage supercharging systems for internal combustion engines
US6199140B1 (en) 1997-10-30 2001-03-06 Netlogic Microsystems, Inc. Multiport content addressable memory device and timing signals
US6169416B1 (en) 1998-09-01 2001-01-02 Quicklogic Corporation Programming architecture for field programmable gate array
US6968514B2 (en) 1998-09-30 2005-11-22 Cadence Design Systems, Inc. Block based design methodology with programmable components
US6191660B1 (en) 1999-03-24 2001-02-20 Cypress Semiconductor Corp. Programmable oscillator scheme
US6301696B1 (en) * 1999-03-30 2001-10-09 Actel Corporation Final design method of a programmable logic device that is based on an initial design that consists of a partial underlying physical template
US6984571B1 (en) 1999-10-01 2006-01-10 Ziptronix, Inc. Three dimensional device integration method and integrated device
US6851047B1 (en) 1999-10-15 2005-02-01 Xilinx, Inc. Configuration in a configurable system on a chip
US6633181B1 (en) 1999-12-30 2003-10-14 Stretch, Inc. Multi-scale programmable array
US6462363B1 (en) 1999-12-30 2002-10-08 Intel Corporation Compact, all-layers-programmable integrated circuit arrangements
US6631085B2 (en) 2000-04-28 2003-10-07 Matrix Semiconductor, Inc. Three-dimensional memory array incorporating serial chain diode stack
US6888750B2 (en) * 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
US6529040B1 (en) 2000-05-05 2003-03-04 Xilinx, Inc. FPGA lookup table with speed read decoder
US6617621B1 (en) 2000-06-06 2003-09-09 Virage Logic Corporation Gate array architecture using elevated metal levels for customization
US6445065B1 (en) 2000-06-06 2002-09-03 In-Chip Systems, Inc. Routing driven, metal programmable integrated circuit architecture with multiple types of core cells
US6738962B1 (en) 2000-06-12 2004-05-18 Altera Corporation Configuration and/or reconfiguration of integrated circuit devices that include programmable logic and microprocessor circuitry
US6748456B1 (en) 2000-09-29 2004-06-08 Cypress Semiconductor Corp. PLD configuration port architecture and logic
JP3682215B2 (en) * 2000-10-18 2005-08-10 株式会社ケンウッド Disk reproducing apparatus
US6605506B2 (en) * 2001-01-29 2003-08-12 Silicon-Based Technology Corp. Method of fabricating a scalable stacked-gate flash memory device and its high-density memory arrays
US6510548B1 (en) 2001-08-03 2003-01-21 Xilinx, Inc. Method for providing pre-designed modules for programmable logic devices
US6525953B1 (en) 2001-08-13 2003-02-25 Matrix Semiconductor, Inc. Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication
US6584416B2 (en) * 2001-08-16 2003-06-24 Hewlett-Packard Development Company System and methods for forming data storage devices
US6633182B2 (en) 2001-09-05 2003-10-14 Carnegie Mellon University Programmable gate array based on configurable metal interconnect vias
US7420392B2 (en) 2001-09-28 2008-09-02 Xilinx, Inc. Programmable gate array and embedded circuitry initialization and processing
JP3643067B2 (en) 2001-10-11 2005-04-27 株式会社半導体エネルギー研究所 A method of designing a semiconductor display device
US6954084B2 (en) 2002-02-11 2005-10-11 Seiko Epson Corporation Logic circuits using polycrystalline semiconductor thin film transistors
KR100745959B1 (en) 2002-04-17 2007-08-02 후지쯔 가부시끼가이샤 Integrated circuit development method, program recording medium containing integrated circuit development method
US6624654B1 (en) 2002-05-16 2003-09-23 Xilinx, Inc. Methods for implementing circuits in programmable logic devices to minimize the effects of single event upsets
US7189606B2 (en) 2002-06-05 2007-03-13 Micron Technology, Inc. Method of forming fully-depleted (FD) SOI MOSFET access transistor
US7064579B2 (en) * 2002-07-08 2006-06-20 Viciciv Technology Alterable application specific integrated circuit (ASIC)
US7064018B2 (en) 2002-07-08 2006-06-20 Viciciv Technology Methods for fabricating three dimensional integrated circuits
US6998722B2 (en) 2002-07-08 2006-02-14 Viciciv Technology Semiconductor latches and SRAM devices
US6747478B2 (en) * 2002-07-08 2004-06-08 Viciciv Field programmable gate array with convertibility to application specific integrated circuit
US20040018711A1 (en) 2002-07-08 2004-01-29 Madurawe Raminda U. Methods for fabricating three dimensional integrated circuits
US6992503B2 (en) * 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US6828689B2 (en) 2002-07-08 2004-12-07 Vi Ci Civ Semiconductor latches and SRAM devices
US20040004251A1 (en) 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US7112994B2 (en) * 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US6855988B2 (en) 2002-07-08 2005-02-15 Viciciv Technology Semiconductor switching devices
US7679398B2 (en) 2002-07-17 2010-03-16 Osann Jr Robert Reprogrammable instruction DSP
US7093225B2 (en) 2002-07-17 2006-08-15 Osann Robert Jr FPGA with hybrid interconnect
WO2004015764A3 (en) 2002-08-08 2004-11-04 Glenn J Leedy Vertical system integration
US7084666B2 (en) 2002-10-21 2006-08-01 Viciciv Technology Programmable interconnect structures
US6911730B1 (en) 2003-03-03 2005-06-28 Xilinx, Inc. Multi-chip module including embedded transistors within the substrate
US6870395B2 (en) 2003-03-18 2005-03-22 Lattice Semiconductor Corporation Programmable logic devices with integrated standard-cell logic blocks
WO2005001724A3 (en) 2003-06-23 2005-11-03 Altera Corp Method for programming a mask-programmable logic device and device so programmed
US7068072B2 (en) 2003-06-30 2006-06-27 Xilinx, Inc. Integrated circuit with interface tile for coupling to a stacked-die second integrated circuit
US7285487B2 (en) 2003-07-24 2007-10-23 California Institute Of Technology Method and apparatus for network with multilayer metalization
US7019999B1 (en) 2003-10-08 2006-03-28 Netlogic Microsystems, Inc Content addressable memory with latching sense amplifier
US7321646B2 (en) * 2003-11-18 2008-01-22 Telefonaktiebolaget Lm Ericsson (Publ) Methods and apparatus for pre-filtering a signal to increase signal-to-noise ratio and decorrelate noise
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
US7019557B2 (en) 2003-12-24 2006-03-28 Viciciv Technology Look-up table based logic macro-cells
US7176713B2 (en) 2004-01-05 2007-02-13 Viciciv Technology Integrated circuits with RAM and ROM fabrication options
US7190190B1 (en) 2004-01-09 2007-03-13 Altera Corporation Programmable logic device with on-chip nonvolatile user memory
US7365398B2 (en) 2004-02-11 2008-04-29 Cornell Research Foundation, Inc. Compact SRAMs and other multiple transistor structures
US7100142B2 (en) 2004-04-07 2006-08-29 Synopsys, Inc. Method and apparatus for creating a mask-programmable architecture from standard cells
US7732930B2 (en) 2006-09-06 2010-06-08 Kabushiki Kaisha Toshiba Semiconductor device, relay chip, and method for producing relay chip
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US8373440B2 (en) 2009-04-06 2013-02-12 Hewlett-Packard Development Company, L.P. Three dimensional multilayer circuit
US20110074464A1 (en) 2009-09-25 2011-03-31 Senani Gunaratna Low power programmable logic devices
US8431474B2 (en) 2009-09-25 2013-04-30 Hewlett-Packard Development Company, L.P. Three dimensional multilayer circuit
US9741765B1 (en) 2012-08-14 2017-08-22 Crossbar, Inc. Monolithically integrated resistive memory using integrated-circuit foundry compatible processes
US9425237B2 (en) 2014-03-11 2016-08-23 Crossbar, Inc. Selector device for two-terminal memory

Patent Citations (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4609986A (en) * 1984-06-14 1986-09-02 Altera Corporation Programmable logic array device using EPROM technology
US5679967A (en) * 1985-01-20 1997-10-21 Chip Express (Israel) Ltd. Customizable three metal layer gate array devices
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
US4761768A (en) * 1985-03-04 1988-08-02 Lattice Semiconductor Corporation Programmable logic device
US5612631A (en) * 1985-03-29 1997-03-18 Advanced Micro Devices, Inc. An I/O macrocell for a programmable logic device
US4873459A (en) * 1986-09-19 1989-10-10 Actel Corporation Programmable interconnect architecture
US4873459B1 (en) * 1986-09-19 1995-01-10 Actel Corp Programmable interconnect architecture
US4831573A (en) * 1987-03-06 1989-05-16 Altera Corporation Programmable integrated circuit micro-sequencer device
US4864161A (en) * 1988-05-05 1989-09-05 Altera Corporation Multifunction flip-flop-type circuit
US5488316A (en) * 1989-07-28 1996-01-30 Xilinx, Inc. Circuit for selecting a bit in a look-up table
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5191241A (en) * 1990-08-01 1993-03-02 Actel Corporation Programmable interconnect architecture
US5166556A (en) * 1991-01-22 1992-11-24 Myson Technology, Inc. Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits
US6134173A (en) * 1991-09-03 2000-10-17 Altera Corporation Programmable logic array integrated circuits
US5216636A (en) * 1991-09-16 1993-06-01 Advanced Micro Devices, Inc. Cmos memory cell
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
US5164612A (en) * 1992-04-16 1992-11-17 Kaplinsky Cecil H Programmable CMOS flip-flop emptying multiplexers
US6340830B1 (en) * 1992-06-09 2002-01-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US5457410A (en) * 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5793115A (en) * 1993-09-30 1998-08-11 Kopin Corporation Three dimensional processor using transferred thin film circuits
US5835405A (en) * 1993-12-13 1998-11-10 Lattice Semiconductor Corporation Application specific modules in a programmable logic device
US5563526A (en) * 1994-01-03 1996-10-08 Texas Instruments Incorporated Programmable mixed-mode integrated circuit architecture
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US20010019155A1 (en) * 1994-03-17 2001-09-06 Suguru Warashina Semiconductor device and method of manufacturing semiconductor device
US5502333A (en) * 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US6134171A (en) * 1994-06-02 2000-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having hierarchical power source arrangement
US5818728A (en) * 1994-11-21 1998-10-06 Chip Express (Israel) Ltd. Mapping of gate arrays
US5701333A (en) * 1994-12-05 1997-12-23 Nec Corporation Diversity receiver in which reception characteristics can be improved
US5737235A (en) * 1995-05-02 1998-04-07 Xilinx Inc FPGA with parallel and serial user interfaces
US5646878A (en) * 1995-06-02 1997-07-08 Motorola, Inc. Content addressable memory system
US5581501A (en) * 1995-08-17 1996-12-03 Altera Corporation Nonvolatile SRAM cells and cell arrays
US5629637A (en) * 1995-08-18 1997-05-13 Xilinx, Inc. Method of time multiplexing a programmable logic device
US5781031A (en) * 1995-11-21 1998-07-14 International Business Machines Corporation Programmable logic array
US5684744A (en) * 1995-12-11 1997-11-04 Hewlett-Packard Company Configurable multifunction flip-flop
US5949719A (en) * 1995-12-20 1999-09-07 International Business Machines Corporation Field programmable memory array
US6239613B1 (en) * 1996-01-10 2001-05-29 Altera Corporation Tristate structures for programmable logic devices
US6005806A (en) * 1996-03-14 1999-12-21 Altera Corporation Nonvolatile configuration cells and cell arrays
US6346824B1 (en) * 1996-04-09 2002-02-12 Xilinx, Inc. Dedicated function fabric for use in field programmable gate arrays
US6275065B1 (en) * 1996-04-09 2001-08-14 Altera Corporation Programmable logic integrated circuit architecture incorporating a lonely register
US5949710A (en) * 1996-04-10 1999-09-07 Altera Corporation Programmable interconnect junction
US5926035A (en) * 1996-06-26 1999-07-20 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
US6259271B1 (en) * 1996-07-18 2001-07-10 Altera Corporation Configuration memory integrated circuit
US6097211A (en) * 1996-07-18 2000-08-01 Altera Corporation Configuration memory integrated circuit
US6614259B2 (en) * 1996-07-18 2003-09-02 Altera Corporation Configuration memory integrated circuit
US6018476A (en) * 1996-09-16 2000-01-25 Altera Corporation Nonvolatile configuration cells and cell arrays
US5844422A (en) * 1996-11-13 1998-12-01 Xilinx, Inc. State saving and restoration in reprogrammable FPGAs
US5880598A (en) * 1997-01-10 1999-03-09 Xilinx, Inc. Tile-based modular routing resources for high density programmable logic device
US6448808B2 (en) * 1997-02-26 2002-09-10 Xilinx, Inc. Interconnect structure for a programmable logic device
US6242945B1 (en) * 1997-03-04 2001-06-05 Xilinx, Inc. Field programmable gate array with mask programmable I/O drivers
US6424011B1 (en) * 1997-04-14 2002-07-23 International Business Machines Corporation Mixed memory integration with NVRAM, dram and sram cell structures on same substrate
US6421817B1 (en) * 1997-05-29 2002-07-16 Xilinx, Inc. System and method of computation in a programmable logic device using virtual instructions
US20020186044A1 (en) * 1997-10-09 2002-12-12 Vantis Corporation Variable grain architecture for FPGA integrated circuits
US6242767B1 (en) * 1997-11-10 2001-06-05 Lightspeed Semiconductor Corp. Asic routing architecture
US20010028059A1 (en) * 1997-12-08 2001-10-11 Emma Philip George Merged logic and memory combining thin film and bulk Si transistors
US6271542B1 (en) * 1997-12-08 2001-08-07 International Business Machines Corporation Merged logic and memory combining thin film and bulk Si transistors
US6091263A (en) * 1997-12-12 2000-07-18 Xilinx, Inc. Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
US6150839A (en) * 1997-12-12 2000-11-21 Xilinx, Inc. Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
US6275064B1 (en) * 1997-12-22 2001-08-14 Vantis Corporation Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits
US5943574A (en) * 1998-02-23 1999-08-24 Motorola, Inc. Method of fabricating 3D multilayer semiconductor circuits
US6496887B1 (en) * 1998-03-16 2002-12-17 Actel Corporation SRAM bus architecture and interconnect to an FPGA
US6486703B2 (en) * 1998-08-04 2002-11-26 Micron Technology, Inc. Programmable logic array with vertical transistors
US6515510B2 (en) * 1998-08-04 2003-02-04 Micron Technology, Inc. Programmable logic array with vertical transistors
US6483736B2 (en) * 1998-11-16 2002-11-19 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6480027B1 (en) * 1999-03-04 2002-11-12 Altera Corporation Driver circuitry for programmable logic devices
US6337579B1 (en) * 1999-03-05 2002-01-08 Rohm Co., Ltd. Multichip semiconductor device
US6326651B1 (en) * 1999-03-08 2001-12-04 Matsushita Electric Industrial Co., Ltd. Field-programmable gate array with ferroelectric thin film
US6262596B1 (en) * 1999-04-05 2001-07-17 Xilinx, Inc. Configuration bus interface circuit for FPGAS
US6191614B1 (en) * 1999-04-05 2001-02-20 Xilinx, Inc. FPGA configuration circuit including bus-based CRC register
US6255848B1 (en) * 1999-04-05 2001-07-03 Xilinx, Inc. Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA
US6525963B2 (en) * 1999-04-09 2003-02-25 Infineon Technologies Ag Programmable read-only memory and method for operating the read-only memory
US6331789B2 (en) * 1999-05-13 2001-12-18 Easic Corporation Semiconductor device
US20010003428A1 (en) * 1999-05-13 2001-06-14 Easic Corp. Semiconductor device
US6211697B1 (en) * 1999-05-25 2001-04-03 Actel Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure
US6404226B1 (en) * 1999-09-21 2002-06-11 Lattice Semiconductor Corporation Integrated circuit with standard cell logic and spare gates
US6353562B2 (en) * 2000-02-09 2002-03-05 Infineon Technologies Ag Integrated semiconductor memory with redundant units for memory cells
US6515511B2 (en) * 2000-02-17 2003-02-04 Nec Corporation Semiconductor integrated circuit and semiconductor integrated circuit device
US6331790B1 (en) * 2000-03-10 2001-12-18 Easic Corporation Customizable and programmable cell array
US20010047509A1 (en) * 2000-05-25 2001-11-29 Mason Jeffrey M. Modular design method and system for programmable logic devices
US6331784B1 (en) * 2000-07-28 2001-12-18 Atmel Corporation Secure programmable logic device
US6613611B1 (en) * 2000-12-22 2003-09-02 Lightspeed Semiconductor Corporation ASIC routing architecture with variable number of custom masks
US6426649B1 (en) * 2000-12-29 2002-07-30 Quicklogic Corporation Architecture for field programmable gate array
US6420925B1 (en) * 2001-01-09 2002-07-16 International Business Machines Corporation Programmable latch device with integrated programmable element
US20020177260A1 (en) * 2001-01-29 2002-11-28 Koichi Matsumoto Semiconductor device and method of fabricating the same
US6582980B2 (en) * 2001-01-30 2003-06-24 Eastman Kodak Company System for integrating digital control with common substrate display devices
US20020147898A1 (en) * 2001-04-07 2002-10-10 Rentschler Eric M. Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices
US6526559B2 (en) * 2001-04-13 2003-02-25 Interface & Control Systems, Inc. Method for creating circuit redundancy in programmable logic devices
US20030001615A1 (en) * 2001-06-29 2003-01-02 Semiconductor Technology Academic Research Center Programmable logic circuit device having look up table enabling to reduce implementation area
US20030023762A1 (en) * 2001-07-25 2003-01-30 Xilinx, Inc. Configurable communication integrated circuit
US6781409B2 (en) * 2001-10-10 2004-08-24 Altera Corporation Apparatus and methods for silicon-on-insulator transistors in programmable logic devices
US20030085733A1 (en) * 2001-10-16 2003-05-08 Pugh Daniel J. Field programmable gate array core cell with efficient logic packing
US6504742B1 (en) * 2001-10-31 2003-01-07 Hewlett-Packard Company 3-D memory device for large storage capacity
US6627985B2 (en) * 2001-12-05 2003-09-30 Arbor Company Llp Reconfigurable processor module comprising hybrid stacked integrated circuit die elements
US20060195729A1 (en) * 2001-12-05 2006-08-31 Arbor Company Llp Reconfigurable processor module comprising hybrid stacked integrated circuit die elements
US6735962B2 (en) * 2002-04-26 2004-05-18 Nippon Soken, Inc. Composite auxiliary machine for vehicle and control unit thereof
US6737675B2 (en) * 2002-06-27 2004-05-18 Matrix Semiconductor, Inc. High density 3D rail stack arrays
US7312109B2 (en) * 2002-07-08 2007-12-25 Viciciv, Inc. Methods for fabricating fuse programmable three dimensional integrated circuits
US6798240B1 (en) * 2003-01-24 2004-09-28 Altera Corporation Logic circuitry with shared lookup table
US20040178819A1 (en) * 2003-03-12 2004-09-16 Xilinx, Inc. Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice
US8230375B2 (en) * 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090128189A1 (en) * 2007-11-19 2009-05-21 Raminda Udaya Madurawe Three dimensional programmable devices
US9021414B1 (en) * 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices

Also Published As

Publication number Publication date Type
US20140346571A1 (en) 2014-11-27 application
US20160134288A1 (en) 2016-05-12 application
US7538575B2 (en) 2009-05-26 grant
US7446563B2 (en) 2008-11-04 grant
US9240790B2 (en) 2016-01-19 grant
US20070210830A1 (en) 2007-09-13 application
US9912336B2 (en) 2018-03-06 grant
US20110102014A1 (en) 2011-05-05 application
US20090039918A1 (en) 2009-02-12 application
US7268580B2 (en) 2007-09-11 grant
US7777319B2 (en) 2010-08-17 grant
US20130002296A1 (en) 2013-01-03 application
US8856699B2 (en) 2014-10-07 grant
US8829664B2 (en) 2014-09-09 grant
US7112994B2 (en) 2006-09-26 grant
US20040212395A1 (en) 2004-10-28 application
US20180167071A1 (en) 2018-06-14 application
US7285982B2 (en) 2007-10-23 grant
US7362133B2 (en) 2008-04-22 grant
US7656192B2 (en) 2010-02-02 grant
US20080150579A1 (en) 2008-06-26 application
US20050034094A1 (en) 2005-02-10 application
US20080191738A1 (en) 2008-08-14 application
US8429585B2 (en) 2013-04-23 grant
US20050102646A1 (en) 2005-05-12 application
US7463059B2 (en) 2008-12-09 grant
US20060152248A1 (en) 2006-07-13 application
US20080074146A1 (en) 2008-03-27 application

Similar Documents

Publication Publication Date Title
US5491353A (en) Configurable cellular array
US6275064B1 (en) Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits
US7508238B2 (en) Semiconductor integrated circuit device
US7167025B1 (en) Non-sequentially configurable IC
US7030651B2 (en) Programmable structured arrays
US6480032B1 (en) Gate array architecture
US7530033B2 (en) Method and apparatus for decomposing functions in a configurable IC
US5894228A (en) Tristate structures for programmable logic devices
US6300793B1 (en) Scalable multiple level tab oriented interconnect architecture
US5581501A (en) Nonvolatile SRAM cells and cell arrays
US7190190B1 (en) Programmable logic device with on-chip nonvolatile user memory
US7242216B1 (en) Embedding memory between tile arrangement of a configurable IC
US6765245B2 (en) Gate array core cell for VLSI ASIC devices
US7098691B2 (en) Structured integrated circuit device
US6718432B1 (en) Method and apparatus for transparent cascading of multiple content addressable memory devices
US6661733B1 (en) Dual-port SRAM in a programmable logic device
US5621650A (en) Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
US5313119A (en) Field programmable gate array
US7342415B2 (en) Configurable IC with interconnect circuits that also perform storage operations
US6838713B1 (en) Dual-height cell with variable width power rail architecture
US5400262A (en) Universal interconnect matrix array
US7330050B2 (en) Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
US7576564B2 (en) Configurable IC with routing circuits with offset connections
US5644496A (en) Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
US20070075737A1 (en) Configurable Circuits, IC's, and Systems

Legal Events

Date Code Title Description
AS Assignment

Owner name: VICICIV TECHNOLOGY, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MADURAWE, RAMINDA U;REEL/FRAME:019520/0314

Effective date: 20070705

Owner name: VICICIV TECHNOLOGY, INC.,CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MADURAWE, RAMINDA U;REEL/FRAME:019520/0314

Effective date: 20070705

AS Assignment

Owner name: TIER LOGIC, INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:VICICIV TECHNOLOGY, INC.;REEL/FRAME:026824/0623

Effective date: 20080618

AS Assignment

Owner name: YAKIMISHU CO. LTD., LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TIER LOGIC, INC.;REEL/FRAME:026839/0396

Effective date: 20110724

CC Certificate of correction
AS Assignment

Owner name: CALLAHAN CELLULAR L.L.C., DELAWARE

Free format text: MERGER;ASSIGNOR:YAKIMISHU CO. LTD., L.L.C.;REEL/FRAME:036829/0821

Effective date: 20110724

FPAY Fee payment

Year of fee payment: 4