US20050042846A1 - Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process - Google Patents
Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process Download PDFInfo
- Publication number
- US20050042846A1 US20050042846A1 US10/947,218 US94721804A US2005042846A1 US 20050042846 A1 US20050042846 A1 US 20050042846A1 US 94721804 A US94721804 A US 94721804A US 2005042846 A1 US2005042846 A1 US 2005042846A1
- Authority
- US
- United States
- Prior art keywords
- metal oxide
- sio
- layer
- dielectric layer
- buffered
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910044991 metal oxide Inorganic materials 0.000 title claims abstract description 83
- 150000004706 metal oxides Chemical class 0.000 title claims abstract description 83
- 239000004065 semiconductor Substances 0.000 title claims abstract description 11
- 238000000034 method Methods 0.000 title abstract description 37
- 239000003989 dielectric material Substances 0.000 title description 9
- 238000004519 manufacturing process Methods 0.000 title description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 187
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 81
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 27
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 18
- 239000010703 silicon Substances 0.000 claims description 18
- 229910052710 silicon Inorganic materials 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 9
- 235000012239 silicon dioxide Nutrition 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 2
- 239000000126 substance Substances 0.000 abstract description 33
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 abstract description 20
- 239000001301 oxygen Substances 0.000 abstract description 20
- 229910052760 oxygen Inorganic materials 0.000 abstract description 20
- 229910052681 coesite Inorganic materials 0.000 abstract 1
- 229910052906 cristobalite Inorganic materials 0.000 abstract 1
- 229910052682 stishovite Inorganic materials 0.000 abstract 1
- 229910052905 tridymite Inorganic materials 0.000 abstract 1
- 238000000137 annealing Methods 0.000 description 18
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 16
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 16
- 229910052593 corundum Inorganic materials 0.000 description 16
- 229910001845 yogo sapphire Inorganic materials 0.000 description 16
- 229910002092 carbon dioxide Inorganic materials 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 14
- 239000007789 gas Substances 0.000 description 14
- 239000000203 mixture Substances 0.000 description 11
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 9
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 8
- 150000004645 aluminates Chemical class 0.000 description 8
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 8
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- 238000010405 reoxidation reaction Methods 0.000 description 6
- 238000007796 conventional method Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 229910016287 MxOy Inorganic materials 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000006722 reduction reaction Methods 0.000 description 3
- 229910003360 ZrO2−x Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 125000004433 nitrogen atom Chemical group N* 0.000 description 2
- 150000004760 silicates Chemical class 0.000 description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- 239000003039 volatile agent Substances 0.000 description 2
- 229910017109 AlON Inorganic materials 0.000 description 1
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 239000003638 chemical reducing agent Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- -1 e.g. Chemical class 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910000167 hafnon Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 238000005191 phase separation Methods 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- 229910052845 zircon Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31616—Deposition of Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
- H01L28/56—Capacitors with a dielectric comprising a perovskite structure material the dielectric comprising two or more layers, e.g. comprising buffer layers, seed layers, gradient layers
Definitions
- the present invention relates to the field of semiconductor devices, and more specifically to a fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant.
- the thickness of its gate oxide typically SiO 2
- SiO 2 the thickness of its gate oxide
- Reducing the SiO 2 layer to an ultrathin thickness results in charge carrier leakage by tunneling conduction as the ultrathin SiO 2 gate oxide layer no longer functions as an effective insulator.
- Tunneling conduction also causes a faster dissipation of stored charge resulting in, for example, shortened battery life in portable devices such as cellular telephones and laptop computers.
- the gate dielectric layer used in a MOS transistor is an SiO 2 layer which has a dielectric constant of 3.9.
- Alternative gate oxide materials possessing a higher dielectric constant than SiO 2 would allow one to achieve the same gate capacitance in a thicker (physical thickness) gate dielectric layer.
- a thicker gate dielectric layer possessing a higher dielectric constant would provide for reduced tunnel leakage, while resulting in the same or larger gate capacitance as an SiO 2 layer.
- Typical high-K materials which have been proposed for use as a gate oxide are metal oxides such as e.g., HfO 2 , Al 2 O 3 , La 2 O 3 , Ta 2 O 5 , ZrO 2 , TiO 2 , and combinations of these metal oxides with SiO 2 (i.e., forming silicates) and Al 2 O 3 (i.e., forming aluminates).
- metal oxides such as e.g., HfO 2 , Al 2 O 3 , La 2 O 3 , Ta 2 O 5 , ZrO 2 , TiO 2 , and combinations of these metal oxides with SiO 2 (i.e., forming silicates) and Al 2 O 3 (i.e., forming aluminates).
- silicate as used herein is a metal in combination with SiO 2 or SiON forming a silicate or silicate oxynitride structure, or a nitrided silicate structure with the top portion of the silicate being converted to a nitride (for example, by plasma nitridation, thermal nitridation, or implantation by nitrogen atoms; using techniques known to those skilled in the art).
- aluminate is a metal in combination with Al 2 O 3 or AlON forming an aluminate or aluminate oxynitride structure, or a nitrided aluminate structure with the top portion of the aluminate being converted to a nitride (for example, by plasma nitridation, thermal nitridation, or implantation by nitrogen atoms; using techniques known to those skilled in the art). These materials are used in lieu of or in conjunction with the SiO 2 layer.
- Mobility degradation results from coulombic scattering from charge centers in the gate dielectric, phonon scattering from the oxide, as well as from interfacial (Si/SiO 2 ) roughness at an Si/SiO 2 interface beneath the high-K gate dielectric. Elimination of the excess charge centers (commonly referred to as “fixed charge”) and a more uniform Si/SiO 2 interface would minimize carrier mobility degradation, due to either coulombic scattering or scattering at the interface.
- a high-K gate dielectric is typically formed under conditions that result in anomalies in the overall charge of the fabricated high-K gate dielectric.
- Growing high-K gate dielectrics naturally results in deviations from its ideal stoichiometric state since its formation occurs under conditions far from its thermodynamic equilibrium.
- current methods of fabricating a high-K ZrO 2 gate dielectric result in formation of ZrO 2-x rather than ZrO 2 .
- a fabricated high-K ZrO 2-x gate dielectric would possess perfect stoichiometry (x equals zero) and have a net charge of zero since Zr has a +4 charge and O has a charge of ⁇ 2.
- An ultrathin layer of SiO 2 is typically provided as an interfacial layer when using a metal oxide rather than SiO 2 as the gate dielectric material.
- the interfacial layer is desirable because it facilitates nucleation and growth of the high-K dielectric layer.
- the interfacial layer also provides a good electrical interface with the silicon and has a low interfacial state density. Conventional methods of forming a metal oxide layer directly onto a silicon layer can also result in the inherent formation of an interfacial SiO 2 layer.
- FIG. 1 illustrates the thermodynamic chemical equilibrium between SiO (silicon oxide) and SiO 2 (silicon dioxide) as a function of partial pressure of oxygen and temperature.
- SiO 2 forms (i.e., SiO 2 is stable and will grow in the presence of oxygen).
- silicon reacts in the presence of oxygen forming SiO 2 .
- SiO 2 does not form (i.e., SiO 2 is unstable) and if present, decomposes into SiO.
- silicon reacts in the presence of oxygen forming SiO.
- SiO is a volatile compound and thus, its formation and presence decomposes the interface between the underlying silicon substrate and interfacial layer.
- a high-K gate dielectric must form an extremely high-quality interface with silicon or SiO 2 and must also withstand conventional transistor processing conditions. Accordingly, a desire and need exists for a process that yields a minimal amount of SiO 2 formed by further reoxidation of the silicon during the annealing process and which creates a high-K gate dielectric that is closer to its stoichiometric point to reduce the excess fixed charge.
- the present invention addresses the noted problems above and provides a method of fabricating a semiconductor device such as a MOSFET (metal-oxide semiconductor field effect transistor) utilizing a metal oxide dielectric material possessing a dielectric constant greater than SiO 2 .
- the invention provides a processing sequence for the post-deposition annealing of a high-K metal oxide dielectric layer to produce a metal oxide dielectric layer having a lower fixed charge (i.e., a high-K metal oxide layer that is closer to its stoichiometric point), resulting in a transistor device with higher carrier mobility and drive current.
- the present invention provides a method and resulting structure having a metal oxide dielectric layer, fabricated over a substrate, which is annealed in a buffered oxygen atmosphere.
- An interfacial layer such as SiO 2 is optionally present between the metal oxide dielectric layer and substrate.
- the metal oxide dielectric layer is annealed by controlling the partial pressure of oxygen as a function of anneal temperature such that annealing occurs under conditions at or below the thermodynamic chemical equilibrium for SiO/SiO 2 and at or above the thermodynamic chemical equilibrium for the metal oxide dielectric layer.
- FIG. 1 is a graph illustrating the thermodynamic chemical equilibrium between silicon oxide (SiO) and silicon dioxide (SiO 2 ) in different regimes of temperature and partial pressure of oxygen.
- FIG. 2A is a cross-sectional view of a high-K metal oxide dielectric layer formed directly on a substrate prior to undergoing a buffered anneal process.
- FIG. 2B is a cross-sectional view of a substrate, interfacial layer, and high-K metal oxide dielectric layer prior to undergoing a buffered anneal process.
- FIG. 3 is a graph illustrating the thermodynamic chemical equilibrium of Al 2 O 3 and the thermodynamic chemical equilibrium between SiO and SiO 2 .
- FIG. 4 is a graph illustrating P O2 (partial pressure of oxygen) values achievable, as a function of temperature, for various buffered gas mixtures.
- FIG. 5 is a cross-sectional view of a transistor structure constructed in accordance with the present invention.
- the present invention provides a method of fabricating a semiconductor device having a metal oxide dielectric layer with a high dielectric constant (high-K), annealed with a buffered anneal process.
- An interfacial layer such as SiO 2 is optionally present between the metal oxide layer and substrate during the buffered anneal process.
- the buffered anneal process anneals the metal oxide dielectric layer in an oxygen atmosphere in which the partial pressure of oxygen is controlled as a function of anneal temperature such that annealing occurs under conditions at or below the thermodynamic chemical equilibrium for SiO/SiO 2 and at or above the thermodynamic chemical equilibrium for the metal oxide dielectric layer.
- a high-K gate dielectric is one that has a dielectric constant greater than 3.9 (i.e., the dielectric constant of SiO 2 ).
- Annealing is a general term that means thermal treatment to alleviate some condition such as stress, phase separation, or deviation from stoichiometry.
- a buffered anneal process is an anneal process carried out in a buffered atmosphere, such as an atmosphere in which the partial pressure of a gaseous element is controlled by the chemical equilibrium between two other gases.
- the P O2 partial pressure of oxygen
- a dielectric layer 1 is formed over a semiconductor substrate surface 3 as shown in FIG. 2A .
- the dielectric layer 1 is a high-K metal oxide dielectric layer.
- the substrate 3 may be a silicon substrate.
- Conventional methods and techniques are used to form the high-K metal oxide dielectric layer 1 such as atomic layer deposition (ALD), chemical vapor deposition (CVD), molecular beam epitaxy (MBE), reactive sputtering, evaporation, and other processes well-known in the art.
- Al 2 O 3 (aluminum oxide) is the metal oxide used in the following description of the invention. It should be appreciated, however, that other high-K metal oxide dielectrics such as unary oxides ZrO 2 , HfO 2 , TiO 2 , and Ta 2 O 5 can also be used. For instance, Al 2 O 3 has a dielectric constant of approximately 9 to approximately 10; whereas TiO 2 has a dielectric constant from approximately 80 to approximately 110.
- unary oxides can combine with other unary oxides to form binary oxides such as Zr x Ti y O z , BaTiO 3 , and SrTiO 3 . Ternary and higher order metal oxides are also contemplated.
- Combinations of unary, binary, or ternary oxides with SiO 2 (i.e., silicate formation) or Al 2 O 3 (i.e., aluminate formation) can also be used in forming the high-K metal oxide dielectric layer.
- metal silicate high-K materials include ZrSiO 4 and HfSiO 4 .
- aluminate high-K materials include Zr x Al y O z , and Hf x Al y O z .
- An interfacial layer 2 can be optionally provided between the semiconductor substrate 3 and the high-K metal oxide dielectric layer 1 as shown in FIG. 2B .
- the interfacial layer 2 is a minimally thin layer of SiO 2 , silicon oxynitride (Si—O—N), or chemically-prepared silicon oxide (Si—O—H) and is provided as an interfacial layer 2 between the deposited high-K metal oxide dielectric layer 1 and the underlying silicon substrate 3 through conventional methods and techniques.
- the interfacial layer 2 is a dielectric layer providing a good electrical interface between the high-K metal oxide dielectric layer 1 and the substrate 3 .
- the interfacial layer 2 can also facilitate fabrication of the high-K metal oxide dielectric layer 1 .
- the interfacial layer 2 can be formed prior to, simultaneously, with, or even after formation of the high-K metal oxide dielectric layer 1 .
- the fabrication conditions for forming a metal oxide directly on substrate 3 can result in the contemporaneous formation of the interfacial layer 2 .
- a deposition chamber used for growth of a metal oxide may contain water vapor or O 2 which results in oxidation of the underlying silicon substrate 3 and contemporaneous formation of the interfacial layer 2 with the formation of the high-K metal oxide dielectric layer 1 .
- Subsequent formation of the interfacial layer 2 occurs when the high-K metal oxide dielectric layer 1 is formed using a clean technique such as MBE.
- the interfacial layer 2 is then formed underneath the high-K metal oxide dielectric layer 1 in any subsequent reoxidation step.
- an optional interfacial layer 2 which is formed prior to the formation of the high-K metal oxide dielectric layer 1 as an SiO 2 interfacial layer 2 .
- silicon oxynitride or a chemically-prepared silicon oxide (Si—O—H) may also be used as the interfacial layer 2 .
- the exemplary Al 2 O 3 dielectric layer is thus formed over the SiO 2 , silicon oxynitride, or a chemically-prepared silicon oxide optional interfacial layer.
- FIG. 3 is a graph illustrating the parameters for the buffered annealing of the high-K Al 2 O 3 dielectric layer under conditions where the partial pressures of oxygen are controlled.
- line 10 illustrates the SiO/SiO 2 (silicon oxide/silicon dioxide) thermodynamic chemical equilibrium at different temperatures.
- Line 10 is well-known in the art as Smith and Ghidini, and Morrison and Lander lines. See F. W. Smith and G. Ghidini, “ Reaction of Oxygen with Si (111) and (100): Critical Conditions for the Growth of SiO 2 ”, J. Electrochem. Soc., 129, p. 1300 (1982); J. J. Lander and J. Morrison, J. App. Phys., 33, p. 2089 (1962).
- Line 20 of FIG. 3 illustrates a similar thermodynamic chemical equilibrium line for Al 2 O 3 .
- Other similar thermodynamic chemical equilibrium lines 20 exist for other metal oxides.
- the present invention anneals the high-K metal oxide dielectric layer (here Al 2 O 3 ) under conditions that occur at or between line 10 , for the SiO/SiO 2 thermodynamic chemical equilibrium, and line 20 , for the metal oxide thermodynamic chemical equilibrium (here the thermodynamic chemical equilibrium for Al 2 O 3 ). Therefore, the embodiment of the present invention uses a buffered anneal process that occurs under conditions between the SiO/SiO 2 thermodynamic chemical equilibrium line 10 , as depicted in FIG. 3 , and the M x O y thermodynamic chemical equilibrium line 20 of FIG. 3 , where M is any metal utilized in forming the high-K metal oxide dielectric layer. As noted, Al 2 O 3 is utilized as an exemplary M x O y throughout the detailed description.
- the buffered anneal process can also be applied to binary, ternary, and other multi-component oxides.
- the buffered anneal process is conducted by controlling the partial pressure of oxygen (P O2 ) at a given anneal temperature (i.e., at different temperature regimes).
- P O2 partial pressure of oxygen
- the buffered anneal can be carried out under conditions where the P O2 can range from approximately 10 Torr to approximately 10 ⁇ 40 Torr with anneal process temperatures ranging from approximately 400° C. to approximately 1200° C. as shown in FIG. 3 .
- a certain desired P O2 is achieved by selecting the buffered environment .
- the selected P O2 is achieved by controlling the gas flow ratio of buffered gases at a given anneal temperature, or by direct oxygen flow at a given anneal temperature.
- the P O2 can be controlled by direct control of O 2 flow where the desired P O2 is greater than or equal to 10 ⁇ 2 Torr.
- the P O2 is controlled by direct O 2 flow only for large P O2 . For instance, where partial pressures are approximately or greater than 10 ⁇ 2 Torr.
- Lower values of the P O2 can be controlled by the flow rate ratio of gases such as CO 2 /CO (lines 30 , 40 , 50 , 60 , 70 ) or H 2 O/H 2 (line 80 ) as shown in FIG. 4 .
- gases such as CO 2 /CO (lines 30 , 40 , 50 , 60 , 70 ) or H 2 O/H 2 (line 80 ) as shown in FIG. 4 .
- the gas mixtures illustrated in FIG. 4 are known as buffered gas mixtures.
- the present invention controls the P O2 over a very large range when controlling the CO 2 /CO (lines 30 , 40 , 50 , 60 , 70 ) or H 2 O/H 2 (line 80 ) gas flow ratios.
- Line 30 illustrates a CO 2 /CO ratio of 10 6 .
- Line 40 illustrates a CO 2 /CO ratio of 10 ⁇ 6 .
- Line 50 illustrates a CO 2 /CO ratio of 10 3 .
- Line 60 illustrates a CO 2 /CO ratio of 10.
- Line 70 illustrates a CO 2 /CO ratio of 10 ⁇ 1 .
- Line 80 illustrates an H 2 O/H 2 ratio of 10. Additional ratios of CO 2 /CO mixtures or H 2 O/H 2 mixtures as a function of temperature could easily be used to affect the P O2 depending upon the desired buffered annealing environment.
- FIG. 4 illustrates examples of the various P O2 values achievable through different buffered gas mixtures at particular temperatures; other values could easily be illustrated.
- the high-K metal oxide dielectric layer undergoes a buffered anneal process utilizing a buffered gas mixture of CO 2 /CO rather than H 2 O/H 2 .
- the invention can also provide a reduction in the fixed charge of the high-K metal oxide dielectric layer by providing a more stoichiometric metal oxide layer.
- Stoichiometry of the metal oxide layer can be influenced by the value of P O2 used during an anneal. As a result, selecting a certain buffered anneal environment at a given anneal temperature, can enable one to exert control over and affect the overall metal oxide stoichiometry and its fixed charge.
- the high-K metal oxide dielectric layer is annealed under conditions which are below the SiO/SiO 2 thermodynamic chemical equilibrium line 10 and closer to the thermodynamic chemical equilibrium line of the metal oxide (i.e., closer to line 20 of FIG. 3 for Al 2 O 3 ), a more stoichiometric metal oxide dielectric layer is produced having a reduced fixed net charge.
- the closer the anneal conditions are for the thermodynamic chemical equilibrium of the metal oxide dielectric layer i.e., line 20 for Al 2 O 3
- the net fixed charge of the metal oxide dielectric layer the closer the anneal conditions are for the thermodynamic chemical equilibrium of the metal oxide dielectric layer (i.e., line 20 for Al 2 O 3 ) the lower the net fixed charge of the metal oxide dielectric layer.
- FIGS. 1 and 3 graphically illustrate in a P O2 and temperature regime, the stable SiO 2 regime which is found at and above line 10 .
- silicon reacts in the presence of oxygen and preferentially forms SiO 2 .
- FIGS. 1 and 3 also illustrate the unstable SiO 2 regime which occurs below line 10 where silicon reacts in the presence of oxygen and forms SiO; a volatile compound.
- SiO 2 is completely stable and minimum reoxidation results when the anneal occurs at or near the SiO/SiO 2 thermodynamic chemical equilibrium line 10 .
- thermodynamic chemical equilibrium line 10 for SiO/SiO 2 .
- Buffered annealing conditions where the P O2 and temperature are selected close to or at the SiO 2 thermodynamic chemical equilibrium line 10 , provides for minimal disruption of the Si/SiO 2 interface. Specifically, below the thermodynamic chemical equilibrium line 10 there is no silicon dioxide growth at the existing interfacial layer.
- thermodynamic chemical equilibrium line 10 At or slightly above the thermodynamic chemical equilibrium line 10 , approximately zero A° to approximately 2 A° of silicon dioxide is added to the interfacial layer as a result of the buffered anneal process when the process is carried out close to but below the thermodynamic chemical equilibrium line 10 .
- the invention provides wide latitude for annealing the high-K metal oxide dielectric layer, it is preferably annealed with a P O2 in a range of approximately 10 Torr to approximately 10 ⁇ 2 Torr, and at a temperature ranging from approximately 400° C. to approximately 1200° C.
- the anneal results in the SiO 2 layer (i.e., interfacial layer) decomposing into SiO.
- the SiO 2 layer i.e., interfacial layer
- decomposition of SiO 2 is undesirable.
- decomposition of SiO 2 can be desirable.
- Silicate formation occurs by a reaction between the SiO 2 layer (i.e., interfacial layer) and the metal oxide dielectric layer.
- portions of the decomposing SiO 2 layer i.e., SiO
- react with the high-K gate dielectric layer forming a silicate structure.
- the resulting silicate structure may be desirable since silicates are viable high-K gate structures with dielectric constants greater than 3.9 (i.e., greater than the dielectric constant of silicon dioxide).
- the buffered anneal process of the invention can also be carried out in multiple steps.
- a high-K metal oxide dielectric layer 1 is provided as a first layer directly over the substrate 3
- this layer can first be annealed in a buffered environment containing oxygen which occurs at or near the thermodynamic chemical equilibrium line of the metal oxide dielectric layer (i.e., line 20 of FIG. 3 for Al 2 O 3 ) bringing the metal oxide to near or at its stoichiometric point.
- An interfacial layer 2 may then be created after the first anneal is completed.
- the interfacial layer 2 if already present to some degree, can be reoxidized as desired to enhance the interfacial region.
- the high-K metal oxide dielectric layer 1 , the interfacial layer 2 , and substrate 3 are then annealed in a buffered atmosphere containing oxygen in a second buffered anneal.
- the second buffered anneal is carried out under conditions at or very close to the thermodynamic chemical equilibrium line of SiO/SiO 2 , that is, line 10 in FIGS. 1 and 3 .
- the second buffered anneal is preferably not carried out under conditions existing below line 10 as SiO 2 would not reoxidize, but decompose into SiO.
- a high-K metal oxide dielectric is formed that has a fixed charge of greater than approximately 10 10 /cm 2 and less than approximately 10 12 /cm 2 .
- the interfacial layer 2 if present during the buffered anneal, increases in thickness by approximately zero A° to approximately 2 A° resulting in substantially less reoxidation of the interfacial layer 2 .
- the buffer annealed metal oxide dielectric layer 1 produced in accordance with the invention, can be used as a gate oxide with a gate conductor 4 provided on top of the gate oxide layer in a transistor, as shown in FIG. 5 , or in other semiconductor structures such as a dielectric layer in a capacitor.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method of forming an annealed high-K metal oxide transistor gate structure is disclosed. A metal oxide layer is formed over a semiconductor substrate. The metal oxide layer undergoes a buffered annealed process in an oxygen atmosphere to anneal the metal oxide layer at or below the thermodynamic chemical equilibrium of SiO/SiO2 and at or above the thermodynamic chemical equilibrium of the metal oxide layer.
Description
- 1. Field of the Invention
- The present invention relates to the field of semiconductor devices, and more specifically to a fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant.
- 2. Description of the Related Art
- As the dimensions of the MOS transistor are scaled down, the thickness of its gate oxide, typically SiO2, decreases accordingly. Reducing the SiO2 layer to an ultrathin thickness results in charge carrier leakage by tunneling conduction as the ultrathin SiO2 gate oxide layer no longer functions as an effective insulator.
- Tunneling conduction also causes a faster dissipation of stored charge resulting in, for example, shortened battery life in portable devices such as cellular telephones and laptop computers. Typically, the gate dielectric layer used in a MOS transistor is an SiO2 layer which has a dielectric constant of 3.9. Alternative gate oxide materials possessing a higher dielectric constant than SiO2 would allow one to achieve the same gate capacitance in a thicker (physical thickness) gate dielectric layer. A thicker gate dielectric layer possessing a higher dielectric constant would provide for reduced tunnel leakage, while resulting in the same or larger gate capacitance as an SiO2 layer.
- Typical high-K materials which have been proposed for use as a gate oxide are metal oxides such as e.g., HfO2, Al2O3, La2O3, Ta2O5, ZrO2, TiO2, and combinations of these metal oxides with SiO2 (i.e., forming silicates) and Al2O3 (i.e., forming aluminates). The term silicate as used herein is a metal in combination with SiO2 or SiON forming a silicate or silicate oxynitride structure, or a nitrided silicate structure with the top portion of the silicate being converted to a nitride (for example, by plasma nitridation, thermal nitridation, or implantation by nitrogen atoms; using techniques known to those skilled in the art). The term aluminate, as used herein is a metal in combination with Al2O3 or AlON forming an aluminate or aluminate oxynitride structure, or a nitrided aluminate structure with the top portion of the aluminate being converted to a nitride (for example, by plasma nitridation, thermal nitridation, or implantation by nitrogen atoms; using techniques known to those skilled in the art). These materials are used in lieu of or in conjunction with the SiO2 layer.
- However, current high-K dielectric gate layers result in devices that suffer from low carrier mobility and drive current. Mobility degradation results from coulombic scattering from charge centers in the gate dielectric, phonon scattering from the oxide, as well as from interfacial (Si/SiO2) roughness at an Si/SiO2 interface beneath the high-K gate dielectric. Elimination of the excess charge centers (commonly referred to as “fixed charge”) and a more uniform Si/SiO2 interface would minimize carrier mobility degradation, due to either coulombic scattering or scattering at the interface.
- In addition, after formation of a high-K gate dielectric, thermal processing steps, such as annealing the high-K dielectric layer, are often carried out. Such processing steps can result in an undesirably thick SiO2 interfacial layer due to reoxidation of the Si/SiO2 (silicon/silicon dioxide) interface. Capacitance is inversely proportional to the thickness of the gate oxide layer. The presence of a significantly reoxidized thicker SiO2 layer at the interface dramatically decreases the capacitance and transconductance of the device. The purpose in utilizing alternative gate oxide materials, such as high-K materials, is to largely replace the SiO2 layer. Therefore, the presence of a significantly reoxidized thicker SiO2 layer is undesirable.
- Moreover, a high-K gate dielectric is typically formed under conditions that result in anomalies in the overall charge of the fabricated high-K gate dielectric. Growing high-K gate dielectrics naturally results in deviations from its ideal stoichiometric state since its formation occurs under conditions far from its thermodynamic equilibrium. For example, current methods of fabricating a high-K ZrO2 gate dielectric result in formation of ZrO2-x rather than ZrO2. Under ideal conditions, a fabricated high-K ZrO2-x gate dielectric would possess perfect stoichiometry (x equals zero) and have a net charge of zero since Zr has a +4 charge and O has a charge of −2. Realistically however, a net charge of zero is not obtained utilizing present fabrication methods and techniques. This results in an excess fixed charge in the high-K gate dielectric that can act as both coulombic scattering centers and as charge trapping centers. A substantial high fixed charge has been observed in all metal oxides that are used as alternatives to SiO2 gate dielectric materials. Typically, high-K gate dielectrics have a fixed charge greater than 1012/cm2; whereas, SiO2 typically has a fixed charge of 1010/cm2.
- Additional problems arise when utilizing a metal oxide in lieu of SiO2 as the gate dielectric material. An ultrathin layer of SiO2 is typically provided as an interfacial layer when using a metal oxide rather than SiO2 as the gate dielectric material. The interfacial layer is desirable because it facilitates nucleation and growth of the high-K dielectric layer. The interfacial layer also provides a good electrical interface with the silicon and has a low interfacial state density. Conventional methods of forming a metal oxide layer directly onto a silicon layer can also result in the inherent formation of an interfacial SiO2 layer.
- One problem with the Si/SiO2 interface is graphically depicted in
FIG. 1 , which illustrates the thermodynamic chemical equilibrium between SiO (silicon oxide) and SiO2 (silicon dioxide) as a function of partial pressure of oxygen and temperature. Above and atline 10 is an illustration of parameter space where SiO2 forms (i.e., SiO2 is stable and will grow in the presence of oxygen). For instance, silicon reacts in the presence of oxygen forming SiO2. Whereas belowline 10, SiO2 does not form (i.e., SiO2 is unstable) and if present, decomposes into SiO. In this case, silicon reacts in the presence of oxygen forming SiO. SiO is a volatile compound and thus, its formation and presence decomposes the interface between the underlying silicon substrate and interfacial layer. - Current methodologies for annealing high-K dielectric gate layers use annealing environments which occur above
line 10 inFIG. 1 . Annealing at conditions aboveline 10 results in significant reoxidation of the underlying SiO2 layer which is undesirable as noted above. Current regimes also use annealing environments which do not restore or attempt to restore a high-K gate dielectric layer's stoichiometry and can even drive the high-K gate dielectric farther from its stoichiometric point. - As a result, alternate practices are desired for annealing a high-K gate dielectric layer to mitigate the noted problems. A high-K gate dielectric must form an extremely high-quality interface with silicon or SiO2 and must also withstand conventional transistor processing conditions. Accordingly, a desire and need exists for a process that yields a minimal amount of SiO2 formed by further reoxidation of the silicon during the annealing process and which creates a high-K gate dielectric that is closer to its stoichiometric point to reduce the excess fixed charge.
- The present invention addresses the noted problems above and provides a method of fabricating a semiconductor device such as a MOSFET (metal-oxide semiconductor field effect transistor) utilizing a metal oxide dielectric material possessing a dielectric constant greater than SiO2. Specifically, the invention provides a processing sequence for the post-deposition annealing of a high-K metal oxide dielectric layer to produce a metal oxide dielectric layer having a lower fixed charge (i.e., a high-K metal oxide layer that is closer to its stoichiometric point), resulting in a transistor device with higher carrier mobility and drive current.
- To this end, the present invention provides a method and resulting structure having a metal oxide dielectric layer, fabricated over a substrate, which is annealed in a buffered oxygen atmosphere. An interfacial layer such as SiO2 is optionally present between the metal oxide dielectric layer and substrate. The metal oxide dielectric layer is annealed by controlling the partial pressure of oxygen as a function of anneal temperature such that annealing occurs under conditions at or below the thermodynamic chemical equilibrium for SiO/SiO2 and at or above the thermodynamic chemical equilibrium for the metal oxide dielectric layer. As a result of the buffered annealing, a high-K metal oxide dielectric layer with a reduced fixed charge and substantially improved carrier mobility characteristics is attained.
- These and other features and advantages of the present invention will become more fully apparent from the following detailed description of exemplary embodiments of the invention which are provided in connection with the accompanying drawings.
-
FIG. 1 is a graph illustrating the thermodynamic chemical equilibrium between silicon oxide (SiO) and silicon dioxide (SiO2) in different regimes of temperature and partial pressure of oxygen. -
FIG. 2A is a cross-sectional view of a high-K metal oxide dielectric layer formed directly on a substrate prior to undergoing a buffered anneal process. -
FIG. 2B is a cross-sectional view of a substrate, interfacial layer, and high-K metal oxide dielectric layer prior to undergoing a buffered anneal process. -
FIG. 3 is a graph illustrating the thermodynamic chemical equilibrium of Al2O3 and the thermodynamic chemical equilibrium between SiO and SiO2. -
FIG. 4 is a graph illustrating PO2 (partial pressure of oxygen) values achievable, as a function of temperature, for various buffered gas mixtures. -
FIG. 5 is a cross-sectional view of a transistor structure constructed in accordance with the present invention. - The present invention will be understood from the following detailed discussion of exemplary embodiments which is presented in connection with the accompanying drawings.
- The present invention provides a method of fabricating a semiconductor device having a metal oxide dielectric layer with a high dielectric constant (high-K), annealed with a buffered anneal process. An interfacial layer such as SiO2 is optionally present between the metal oxide layer and substrate during the buffered anneal process. The buffered anneal process anneals the metal oxide dielectric layer in an oxygen atmosphere in which the partial pressure of oxygen is controlled as a function of anneal temperature such that annealing occurs under conditions at or below the thermodynamic chemical equilibrium for SiO/SiO2 and at or above the thermodynamic chemical equilibrium for the metal oxide dielectric layer.
- In the following description, specific details such as layer thicknesses, material compositions, process sequences, are set forth to provide a complete understanding of the present invention. However, as understood by those skilled in the art, many variations can be employed without departing from the spirit or scope of the invention.
- For purposes of the present invention, a high-K gate dielectric is one that has a dielectric constant greater than 3.9 (i.e., the dielectric constant of SiO2). Annealing is a general term that means thermal treatment to alleviate some condition such as stress, phase separation, or deviation from stoichiometry. Whereas, a buffered anneal process is an anneal process carried out in a buffered atmosphere, such as an atmosphere in which the partial pressure of a gaseous element is controlled by the chemical equilibrium between two other gases. In the present invention, the PO2 (partial pressure of oxygen) is controlled by the chemical equilibrium between, for example, CO2/CO (carbon dioxide/carbon monoxide) or H2O/H2 (water/hydrogen).
- In an embodiment of the present invention, a
dielectric layer 1 is formed over asemiconductor substrate surface 3 as shown inFIG. 2A . Thedielectric layer 1 is a high-K metal oxide dielectric layer. Thesubstrate 3 may be a silicon substrate. Conventional methods and techniques are used to form the high-K metaloxide dielectric layer 1 such as atomic layer deposition (ALD), chemical vapor deposition (CVD), molecular beam epitaxy (MBE), reactive sputtering, evaporation, and other processes well-known in the art. - For example purposes only, Al2O3 (aluminum oxide) is the metal oxide used in the following description of the invention. It should be appreciated, however, that other high-K metal oxide dielectrics such as unary oxides ZrO2, HfO2, TiO2, and Ta2O5 can also be used. For instance, Al2O3 has a dielectric constant of approximately 9 to approximately 10; whereas TiO2 has a dielectric constant from approximately 80 to approximately 110. In addition, unary oxides can combine with other unary oxides to form binary oxides such as ZrxTiyOz, BaTiO3, and SrTiO3. Ternary and higher order metal oxides are also contemplated. Combinations of unary, binary, or ternary oxides with SiO2 (i.e., silicate formation) or Al2O3 (i.e., aluminate formation) can also be used in forming the high-K metal oxide dielectric layer. Examples of metal silicate high-K materials include ZrSiO4 and HfSiO4. Examples of aluminate high-K materials include ZrxAlyOz, and HfxAlyOz.
- An
interfacial layer 2 can be optionally provided between thesemiconductor substrate 3 and the high-K metaloxide dielectric layer 1 as shown inFIG. 2B . Theinterfacial layer 2 is a minimally thin layer of SiO2, silicon oxynitride (Si—O—N), or chemically-prepared silicon oxide (Si—O—H) and is provided as aninterfacial layer 2 between the deposited high-K metaloxide dielectric layer 1 and theunderlying silicon substrate 3 through conventional methods and techniques. In essence, theinterfacial layer 2 is a dielectric layer providing a good electrical interface between the high-K metaloxide dielectric layer 1 and thesubstrate 3. Theinterfacial layer 2 can also facilitate fabrication of the high-K metaloxide dielectric layer 1. - If employed, the
interfacial layer 2 can be formed prior to, simultaneously, with, or even after formation of the high-K metaloxide dielectric layer 1. The fabrication conditions for forming a metal oxide directly onsubstrate 3, can result in the contemporaneous formation of theinterfacial layer 2. For instance, a deposition chamber used for growth of a metal oxide may contain water vapor or O2 which results in oxidation of theunderlying silicon substrate 3 and contemporaneous formation of theinterfacial layer 2 with the formation of the high-K metaloxide dielectric layer 1. Subsequent formation of theinterfacial layer 2 occurs when the high-K metaloxide dielectric layer 1 is formed using a clean technique such as MBE. Theinterfacial layer 2 is then formed underneath the high-K metaloxide dielectric layer 1 in any subsequent reoxidation step. These techniques are well-known in the art. - For example purposes only, the following detailed description describes the presence of an optional
interfacial layer 2 which is formed prior to the formation of the high-K metaloxide dielectric layer 1 as an SiO2interfacial layer 2. As mentioned previously, silicon oxynitride or a chemically-prepared silicon oxide (Si—O—H) may also be used as theinterfacial layer 2. The exemplary Al2O3 dielectric layer is thus formed over the SiO2, silicon oxynitride, or a chemically-prepared silicon oxide optional interfacial layer. -
FIG. 3 is a graph illustrating the parameters for the buffered annealing of the high-K Al2O3 dielectric layer under conditions where the partial pressures of oxygen are controlled. InFIG. 3 ,line 10 illustrates the SiO/SiO2 (silicon oxide/silicon dioxide) thermodynamic chemical equilibrium at different temperatures.Line 10 is well-known in the art as Smith and Ghidini, and Morrison and Lander lines. See F. W. Smith and G. Ghidini, “Reaction of Oxygen with Si(111) and (100): Critical Conditions for the Growth of SiO 2”, J. Electrochem. Soc., 129, p. 1300 (1982); J. J. Lander and J. Morrison, J. App. Phys., 33, p. 2089 (1962).Line 20 ofFIG. 3 illustrates a similar thermodynamic chemical equilibrium line for Al2O3. Other similar thermodynamicchemical equilibrium lines 20 exist for other metal oxides. - The present invention anneals the high-K metal oxide dielectric layer (here Al2O3) under conditions that occur at or between
line 10, for the SiO/SiO2 thermodynamic chemical equilibrium, andline 20, for the metal oxide thermodynamic chemical equilibrium (here the thermodynamic chemical equilibrium for Al2O3). Therefore, the embodiment of the present invention uses a buffered anneal process that occurs under conditions between the SiO/SiO2 thermodynamicchemical equilibrium line 10, as depicted inFIG. 3 , and the MxOy thermodynamicchemical equilibrium line 20 ofFIG. 3 , where M is any metal utilized in forming the high-K metal oxide dielectric layer. As noted, Al2O3 is utilized as an exemplary MxOy throughout the detailed description. In addition, the buffered anneal process can also be applied to binary, ternary, and other multi-component oxides. - The buffered anneal process is conducted by controlling the partial pressure of oxygen (PO2) at a given anneal temperature (i.e., at different temperature regimes). The buffered anneal can be carried out under conditions where the PO2 can range from approximately 10 Torr to approximately 10−40 Torr with anneal process temperatures ranging from approximately 400° C. to approximately 1200° C. as shown in
FIG. 3 . - For a given anneal temperature, a certain desired PO2 is achieved by selecting the buffered environment . The selected PO2 is achieved by controlling the gas flow ratio of buffered gases at a given anneal temperature, or by direct oxygen flow at a given anneal temperature. The PO2 can be controlled by direct control of O2 flow where the desired PO2 is greater than or equal to 10−2 Torr. Typically, the PO2 is controlled by direct O2 flow only for large PO2. For instance, where partial pressures are approximately or greater than 10−2 Torr.
- Lower values of the PO2 (i.e., PO2 less than 10−2 Torr) can be controlled by the flow rate ratio of gases such as CO2/CO (
lines FIG. 4 . The gas mixtures illustrated inFIG. 4 are known as buffered gas mixtures. As shown inFIG. 4 , the present invention controls the PO2 over a very large range when controlling the CO2/CO (lines - The different gas flow ratios of
lines FIG. 4 depicts, represent a particular ratio of CO2/CO gas mixture as a function of temperature. The chemical equilibrium between the buffered gas mixture gives rise to a certain PO2 because CO, CO2, and O2 are related by the following chemical reaction: CO2=CO+½O2. - Line 30 illustrates a CO2/CO ratio of 106.
Line 40 illustrates a CO2/CO ratio of 10−6.Line 50 illustrates a CO2/CO ratio of 103. Line 60 illustrates a CO2/CO ratio of 10.Line 70 illustrates a CO2/CO ratio of 10−1. Line 80 illustrates an H2O/H2 ratio of 10. Additional ratios of CO2/CO mixtures or H2O/H2 mixtures as a function of temperature could easily be used to affect the PO2 depending upon the desired buffered annealing environment.FIG. 4 illustrates examples of the various PO2 values achievable through different buffered gas mixtures at particular temperatures; other values could easily be illustrated. - In an exemplary embodiment, the high-K metal oxide dielectric layer undergoes a buffered anneal process utilizing a buffered gas mixture of CO2/CO rather than H2O/H2. The CO2/CO buffered gas mixture is preferred since at temperatures equal to or greater than 700° C., the presence of H2 may reduce the high-K metal oxide dielectric layer by the chemical reduction reaction MxOy+yH2=xM+yH2O.
- The invention can also provide a reduction in the fixed charge of the high-K metal oxide dielectric layer by providing a more stoichiometric metal oxide layer. Stoichiometry of the metal oxide layer can be influenced by the value of PO2 used during an anneal. As a result, selecting a certain buffered anneal environment at a given anneal temperature, can enable one to exert control over and affect the overall metal oxide stoichiometry and its fixed charge.
- Current methods of fabricating high-K metal oxide dielectric layers result in layers that have a fixed charge of at least 1012/cm2; whereas, using the methods of the present invention, a metal oxide dielectric layer can be fabricated possessing a fixed charge significantly lower than 1012/cm2. A high-K metal oxide dielectric layer with a fixed charge of approximately 1011/cm2 can be fabricated utilizing the buffered anneal conditions of the invention. The reduction in fixed charge is due to the high-K metal oxide dielectric layer being substantially closer to its stoichiometric state.
- Thus, if the high-K metal oxide dielectric layer is annealed under conditions which are below the SiO/SiO2 thermodynamic
chemical equilibrium line 10 and closer to the thermodynamic chemical equilibrium line of the metal oxide (i.e., closer to line 20 ofFIG. 3 for Al2O3), a more stoichiometric metal oxide dielectric layer is produced having a reduced fixed net charge. Thus, the closer the anneal conditions are for the thermodynamic chemical equilibrium of the metal oxide dielectric layer (i.e.,line 20 for Al2O3) the lower the net fixed charge of the metal oxide dielectric layer. - A buffered anneal of the metal oxide dielectric layer in the presence of an optional interfacial layer such as SiO2, shown in
FIG. 2B , is now described. It is well-known that the morphology and chemistry of thesilicon substrate 3 and SiO2interfacial region 2, which is present to some degree underneath the high-K metaloxide dielectric layer 1, is dramatically affected by the value of PO2 during an anneal. Thus, proper selection of the PO2 can play a pivotal role in intermixing and restructuring this Si/SiO2 interfacial region for enhanced smoothness. -
FIGS. 1 and 3 graphically illustrate in a PO2 and temperature regime, the stable SiO2 regime which is found at and aboveline 10. At and aboveline 10, silicon reacts in the presence of oxygen and preferentially forms SiO2.FIGS. 1 and 3 also illustrate the unstable SiO2 regime which occurs belowline 10 where silicon reacts in the presence of oxygen and forms SiO; a volatile compound. Under ideal annealing conditions, SiO2 is completely stable and minimum reoxidation results when the anneal occurs at or near the SiO/SiO2 thermodynamicchemical equilibrium line 10. - It is desirable that the buffered anneal process occur in the higher portions of the anneal parameter ranges, depicted in
FIG. 3 , which are closer to or at, but not above, the thermodynamicchemical equilibrium line 10 for SiO/SiO2. Buffered annealing conditions where the PO2 and temperature are selected close to or at the SiO2 thermodynamicchemical equilibrium line 10, provides for minimal disruption of the Si/SiO2 interface. Specifically, below the thermodynamicchemical equilibrium line 10 there is no silicon dioxide growth at the existing interfacial layer. At or slightly above the thermodynamicchemical equilibrium line 10, approximately zero A° to approximately 2 A° of silicon dioxide is added to the interfacial layer as a result of the buffered anneal process when the process is carried out close to but below the thermodynamicchemical equilibrium line 10. As a result, although the invention provides wide latitude for annealing the high-K metal oxide dielectric layer, it is preferably annealed with a PO2 in a range of approximately 10 Torr to approximately 10−2 Torr, and at a temperature ranging from approximately 400° C. to approximately 1200° C. - As noted, when annealing conditions are chosen that occur below the
FIG. 3 thermodynamicchemical equilibrium line 10, the anneal results in the SiO2 layer (i.e., interfacial layer) decomposing into SiO. Typically, decomposition of SiO2 is undesirable. However, in some instances decomposition of SiO2 can be desirable. Silicate formation occurs by a reaction between the SiO2 layer (i.e., interfacial layer) and the metal oxide dielectric layer. Thus, portions of the decomposing SiO2 layer (i.e., SiO) react with the high-K gate dielectric layer forming a silicate structure. The resulting silicate structure may be desirable since silicates are viable high-K gate structures with dielectric constants greater than 3.9 (i.e., greater than the dielectric constant of silicon dioxide). - Although the anneal conditions described above are carried out in a single anneal for the metal oxide dielectric layer and for any present interfacial layer, the buffered anneal process of the invention can also be carried out in multiple steps. Referring to
FIG. 2A , where a high-K metaloxide dielectric layer 1 is provided as a first layer directly over thesubstrate 3, this layer can first be annealed in a buffered environment containing oxygen which occurs at or near the thermodynamic chemical equilibrium line of the metal oxide dielectric layer (i.e.,line 20 ofFIG. 3 for Al2O3) bringing the metal oxide to near or at its stoichiometric point. - An
interfacial layer 2, illustrated inFIG. 2B , may then be created after the first anneal is completed. Alternatively, theinterfacial layer 2, if already present to some degree, can be reoxidized as desired to enhance the interfacial region. The high-K metaloxide dielectric layer 1, theinterfacial layer 2, andsubstrate 3 are then annealed in a buffered atmosphere containing oxygen in a second buffered anneal. The second buffered anneal is carried out under conditions at or very close to the thermodynamic chemical equilibrium line of SiO/SiO2, that is,line 10 inFIGS. 1 and 3 . The second buffered anneal is preferably not carried out under conditions existing belowline 10 as SiO2 would not reoxidize, but decompose into SiO. - After the one or multiple step buffered anneal process of the invention is completed, a high-K metal oxide dielectric is formed that has a fixed charge of greater than approximately 1010/cm2 and less than approximately 1012/cm2. The
interfacial layer 2, if present during the buffered anneal, increases in thickness by approximately zero A° to approximately 2 A° resulting in substantially less reoxidation of theinterfacial layer 2. The buffer annealed metaloxide dielectric layer 1, produced in accordance with the invention, can be used as a gate oxide with a gate conductor 4 provided on top of the gate oxide layer in a transistor, as shown inFIG. 5 , or in other semiconductor structures such as a dielectric layer in a capacitor. - The above description and accompanying drawings are only illustrative of exemplary embodiments that can achieve the features and advantages of the present invention. It is not intended that the invention be limited to the embodiments shown and described in detail herein. The invention is limited only by the scope of the following claims.
Claims (5)
1-18. (Cancelled)
19. A high dielectric constant gate structure for use in a transistor, said gate structure comprising:
a semiconductor substrate;
an annealed metal oxide dielectric layer provided over said substrate, wherein said annealed metal oxide dielectric layer has a fixed charge of greater than approximately 1010/cm2 and less than approximately 1012/cm2; and,
a gate conductor provided over said annealed metal oxide dielectric layer.
20. The structure as in claim 19 , wherein said metal oxide dielectric layer comprises a layer selected from the group consisting of a unary, binary, and ternary metal oxide layer.
21. The structure as in claim 19 , wherein said metal oxide dielectric layer has a fixed charge of approximately 1011/cm2.
22. The structure as in claim 19 , further comprising an interfacial layer provided between said annealed metal oxide dielectric layer and said substrate, said interfacial layer comprising a material selected from the group consisting of silicon dioxide, silicon oxynitride, and a chemically-prepared silicon oxide.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/947,218 US20050042846A1 (en) | 2002-05-22 | 2004-09-23 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/151,887 US6797525B2 (en) | 2002-05-22 | 2002-05-22 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
US10/947,218 US20050042846A1 (en) | 2002-05-22 | 2004-09-23 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/151,887 Division US6797525B2 (en) | 2002-05-22 | 2002-05-22 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050042846A1 true US20050042846A1 (en) | 2005-02-24 |
Family
ID=29548405
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/151,887 Expired - Lifetime US6797525B2 (en) | 2002-05-22 | 2002-05-22 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
US10/947,218 Abandoned US20050042846A1 (en) | 2002-05-22 | 2004-09-23 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/151,887 Expired - Lifetime US6797525B2 (en) | 2002-05-22 | 2002-05-22 | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process |
Country Status (1)
Country | Link |
---|---|
US (2) | US6797525B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050224897A1 (en) * | 2004-03-26 | 2005-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-K gate dielectric stack with buffer layer to improve threshold voltage characteristics |
US20070023842A1 (en) * | 2003-11-12 | 2007-02-01 | Hyung-Suk Jung | Semiconductor devices having different gate dielectric layers and methods of manufacturing the same |
US20070176242A1 (en) * | 2003-11-12 | 2007-08-02 | Lee Jong-Ho | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
US20110248350A1 (en) * | 2010-04-09 | 2011-10-13 | International Business Machines Corporation | Method and structure for work function engineering in transistors including a high dielectric constant gate insulator and metal gate (hkmg) |
US20180053844A1 (en) * | 2016-08-19 | 2018-02-22 | International Business Machines Corporation | Ild protection in vfet devices |
Families Citing this family (320)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7192827B2 (en) * | 2001-01-05 | 2007-03-20 | Micron Technology, Inc. | Methods of forming capacitor structures |
US20020102797A1 (en) * | 2001-02-01 | 2002-08-01 | Muller David A. | Composite gate dielectric layer |
US7371633B2 (en) * | 2001-02-02 | 2008-05-13 | Samsung Electronics Co., Ltd. | Dielectric layer for semiconductor device and method of manufacturing the same |
AU2003281112A1 (en) * | 2002-07-16 | 2004-02-02 | Nec Corporation | Semiconductor device, production method and production device thereof |
JP3974547B2 (en) * | 2003-03-31 | 2007-09-12 | 株式会社東芝 | Semiconductor device and manufacturing method of semiconductor device |
US6974779B2 (en) * | 2003-09-16 | 2005-12-13 | Tokyo Electron Limited | Interfacial oxidation process for high-k gate dielectric process integration |
KR100609066B1 (en) * | 2004-10-15 | 2006-08-09 | 삼성전자주식회사 | Dielectric multilayer of microelectronic device and fabricating method the same |
KR100728962B1 (en) * | 2004-11-08 | 2007-06-15 | 주식회사 하이닉스반도체 | Capacitor of semiconductor device with zrconium oxide and method of manufacturing the same |
KR20060072338A (en) * | 2004-12-23 | 2006-06-28 | 주식회사 하이닉스반도체 | Method for forming dielectric film and method for forming capacitor in semiconductor device using the same |
US20060151846A1 (en) * | 2005-01-13 | 2006-07-13 | International Business Machines Corporation | Method of forming HfSiN metal for n-FET applications |
JP4522900B2 (en) * | 2005-03-30 | 2010-08-11 | 東京エレクトロン株式会社 | Film forming method and recording medium |
US7504700B2 (en) * | 2005-04-21 | 2009-03-17 | International Business Machines Corporation | Method of forming an ultra-thin [[HfSiO]] metal silicate film for high performance CMOS applications and semiconductor structure formed in said method |
KR100717813B1 (en) * | 2005-06-30 | 2007-05-11 | 주식회사 하이닉스반도체 | Capacitor with nano-mixed dielectric and method for manufacturing the same |
KR100648860B1 (en) * | 2005-09-08 | 2006-11-24 | 주식회사 하이닉스반도체 | Dielectric and method for forming the same, semiconductor memory device having the dielectric and method for manufacturing the semiconductor memory device |
KR100670747B1 (en) | 2005-11-28 | 2007-01-17 | 주식회사 하이닉스반도체 | Method for manufacturing capacitor in semiconductor device |
US20090087623A1 (en) * | 2007-09-28 | 2009-04-02 | Brazier Mark R | Methods for the deposition of ternary oxide gate dielectrics and structures formed thereby |
US10378106B2 (en) | 2008-11-14 | 2019-08-13 | Asm Ip Holding B.V. | Method of forming insulation film by modified PEALD |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8895352B2 (en) * | 2009-06-02 | 2014-11-25 | International Business Machines Corporation | Method to improve nucleation of materials on graphene and carbon nanotubes |
US8268683B2 (en) * | 2009-06-12 | 2012-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for reducing interfacial layer thickness for high-K and metal gate stack |
US20130032886A1 (en) * | 2011-08-01 | 2013-02-07 | International Business Machines Corporation | Low Threshold Voltage And Inversion Oxide Thickness Scaling For A High-K Metal Gate P-Type MOSFET |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US10364496B2 (en) | 2011-06-27 | 2019-07-30 | Asm Ip Holding B.V. | Dual section module having shared and unshared mass flow controllers |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
US9659799B2 (en) | 2012-08-28 | 2017-05-23 | Asm Ip Holding B.V. | Systems and methods for dynamic semiconductor process scheduling |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US20160376700A1 (en) | 2013-02-01 | 2016-12-29 | Asm Ip Holding B.V. | System for treatment of deposition reactor |
US9484191B2 (en) | 2013-03-08 | 2016-11-01 | Asm Ip Holding B.V. | Pulsed remote plasma method and system |
US9589770B2 (en) | 2013-03-08 | 2017-03-07 | Asm Ip Holding B.V. | Method and systems for in-situ formation of intermediate reactive species |
US8993054B2 (en) * | 2013-07-12 | 2015-03-31 | Asm Ip Holding B.V. | Method and system to reduce outgassing in a reaction chamber |
US9240412B2 (en) | 2013-09-27 | 2016-01-19 | Asm Ip Holding B.V. | Semiconductor structure and device and methods of forming same using selective epitaxial process |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
JP2016066641A (en) * | 2014-09-22 | 2016-04-28 | 株式会社東芝 | Semiconductor device and method of manufacturing the same |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
KR102263121B1 (en) | 2014-12-22 | 2021-06-09 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor device and manufacuring method thereof |
US10529542B2 (en) | 2015-03-11 | 2020-01-07 | Asm Ip Holdings B.V. | Cross-flow reactor and method |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US9960072B2 (en) | 2015-09-29 | 2018-05-01 | Asm Ip Holding B.V. | Variable adjustment for precise matching of multiple chamber cavity housings |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US10322384B2 (en) | 2015-11-09 | 2019-06-18 | Asm Ip Holding B.V. | Counter flow mixer for process chamber |
CN106847696B (en) * | 2015-12-07 | 2020-05-08 | 中芯国际集成电路制造(上海)有限公司 | Method for forming fin field effect transistor |
CN106847893B (en) * | 2015-12-07 | 2020-05-08 | 中芯国际集成电路制造(上海)有限公司 | Method for forming fin field effect transistor |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10468251B2 (en) | 2016-02-19 | 2019-11-05 | Asm Ip Holding B.V. | Method for forming spacers using silicon nitride film for spacer-defined multiple patterning |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10501866B2 (en) | 2016-03-09 | 2019-12-10 | Asm Ip Holding B.V. | Gas distribution apparatus for improved film uniformity in an epitaxial system |
US10343920B2 (en) | 2016-03-18 | 2019-07-09 | Asm Ip Holding B.V. | Aligned carbon nanotubes |
US9892913B2 (en) | 2016-03-24 | 2018-02-13 | Asm Ip Holding B.V. | Radial and thickness control via biased multi-port injection settings |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
KR102592471B1 (en) | 2016-05-17 | 2023-10-20 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming metal interconnection and method of fabricating semiconductor device using the same |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US10388509B2 (en) | 2016-06-28 | 2019-08-20 | Asm Ip Holding B.V. | Formation of epitaxial layers via dislocation filtering |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
US10381226B2 (en) | 2016-07-27 | 2019-08-13 | Asm Ip Holding B.V. | Method of processing substrate |
US10395919B2 (en) | 2016-07-28 | 2019-08-27 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
KR102613349B1 (en) | 2016-08-25 | 2023-12-14 | 에이에스엠 아이피 홀딩 비.브이. | Exhaust apparatus and substrate processing apparatus and thin film fabricating method using the same |
US10410943B2 (en) | 2016-10-13 | 2019-09-10 | Asm Ip Holding B.V. | Method for passivating a surface of a semiconductor and related systems |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10643904B2 (en) | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10435790B2 (en) | 2016-11-01 | 2019-10-08 | Asm Ip Holding B.V. | Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
US10340135B2 (en) | 2016-11-28 | 2019-07-02 | Asm Ip Holding B.V. | Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR20180070971A (en) | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10283353B2 (en) | 2017-03-29 | 2019-05-07 | Asm Ip Holding B.V. | Method of reforming insulating film deposited on substrate with recess pattern |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10446393B2 (en) | 2017-05-08 | 2019-10-15 | Asm Ip Holding B.V. | Methods for forming silicon-containing epitaxial layers and related semiconductor device structures |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10504742B2 (en) | 2017-05-31 | 2019-12-10 | Asm Ip Holding B.V. | Method of atomic layer etching using hydrogen plasma |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10312055B2 (en) | 2017-07-26 | 2019-06-04 | Asm Ip Holding B.V. | Method of depositing film by PEALD using negative bias |
US10605530B2 (en) | 2017-07-26 | 2020-03-31 | Asm Ip Holding B.V. | Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR102401446B1 (en) | 2017-08-31 | 2022-05-24 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10607895B2 (en) | 2017-09-18 | 2020-03-31 | Asm Ip Holdings B.V. | Method for forming a semiconductor device structure comprising a gate fill metal |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
KR102443047B1 (en) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
KR102597978B1 (en) | 2017-11-27 | 2023-11-06 | 에이에스엠 아이피 홀딩 비.브이. | Storage device for storing wafer cassettes for use with batch furnaces |
US11639811B2 (en) | 2017-11-27 | 2023-05-02 | Asm Ip Holding B.V. | Apparatus including a clean mini environment |
US10290508B1 (en) | 2017-12-05 | 2019-05-14 | Asm Ip Holding B.V. | Method for forming vertical spacers for spacer-defined patterning |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
CN111630203A (en) | 2018-01-19 | 2020-09-04 | Asm Ip私人控股有限公司 | Method for depositing gap filling layer by plasma auxiliary deposition |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
US10535516B2 (en) | 2018-02-01 | 2020-01-14 | Asm Ip Holdings B.V. | Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
CN111699278B (en) | 2018-02-14 | 2023-05-16 | Asm Ip私人控股有限公司 | Method for depositing ruthenium-containing films on substrates by cyclical deposition processes |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US10510536B2 (en) | 2018-03-29 | 2019-12-17 | Asm Ip Holding B.V. | Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
KR20190128558A (en) | 2018-05-08 | 2019-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
KR20190129718A (en) | 2018-05-11 | 2019-11-20 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11270899B2 (en) | 2018-06-04 | 2022-03-08 | Asm Ip Holding B.V. | Wafer handling chamber with moisture reduction |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
TWI819010B (en) | 2018-06-27 | 2023-10-21 | 荷蘭商Asm Ip私人控股有限公司 | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
KR20210027265A (en) | 2018-06-27 | 2021-03-10 | 에이에스엠 아이피 홀딩 비.브이. | Periodic deposition method for forming metal-containing material and film and structure comprising metal-containing material |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
KR20200002519A (en) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US10483099B1 (en) | 2018-07-26 | 2019-11-19 | Asm Ip Holding B.V. | Method for forming thermally stable organosilicon polymer film |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US10381219B1 (en) | 2018-10-25 | 2019-08-13 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TWI819180B (en) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
JP2020136678A (en) | 2019-02-20 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method for filing concave part formed inside front surface of base material, and device |
JP2020136677A (en) | 2019-02-20 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Periodic accumulation method for filing concave part formed inside front surface of base material, and device |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
US11482533B2 (en) | 2019-02-20 | 2022-10-25 | Asm Ip Holding B.V. | Apparatus and methods for plug fill deposition in 3-D NAND applications |
JP2020133004A (en) | 2019-02-22 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Base material processing apparatus and method for processing base material |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
KR20200108248A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME |
JP2020167398A (en) | 2019-03-28 | 2020-10-08 | エーエスエム・アイピー・ホールディング・ベー・フェー | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
US11447864B2 (en) | 2019-04-19 | 2022-09-20 | Asm Ip Holding B.V. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
JP2020188254A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP7499079B2 (en) | 2019-07-09 | 2024-06-13 | エーエスエム・アイピー・ホールディング・ベー・フェー | Plasma device using coaxial waveguide and substrate processing method |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
JP2021019198A (en) | 2019-07-19 | 2021-02-15 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method of forming topology-controlled amorphous carbon polymer film |
TW202113936A (en) | 2019-07-29 | 2021-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (en) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | Liquid level sensor for a chemical source vessel |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TW202129060A (en) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Substrate processing device, and substrate processing method |
KR20210042810A (en) | 2019-10-08 | 2021-04-20 | 에이에스엠 아이피 홀딩 비.브이. | Reactor system including a gas distribution assembly for use with activated species and method of using same |
KR20210043460A (en) | 2019-10-10 | 2021-04-21 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming a photoresist underlayer and structure including same |
US12009241B2 (en) | 2019-10-14 | 2024-06-11 | Asm Ip Holding B.V. | Vertical batch furnace assembly with detector to detect cassette |
TWI834919B (en) | 2019-10-16 | 2024-03-11 | 荷蘭商Asm Ip私人控股有限公司 | Method of topology-selective film formation of silicon oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
KR20210050453A (en) | 2019-10-25 | 2021-05-07 | 에이에스엠 아이피 홀딩 비.브이. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
KR20210065848A (en) | 2019-11-26 | 2021-06-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
JP2021097227A (en) | 2019-12-17 | 2021-06-24 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method of forming vanadium nitride layer and structure including vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
JP2021109175A (en) | 2020-01-06 | 2021-08-02 | エーエスエム・アイピー・ホールディング・ベー・フェー | Gas supply assembly, components thereof, and reactor system including the same |
US11993847B2 (en) | 2020-01-08 | 2024-05-28 | Asm Ip Holding B.V. | Injector |
TW202129068A (en) | 2020-01-20 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
TW202146882A (en) | 2020-02-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (en) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for growing phosphorous-doped silicon layer and system of the same |
TW202203344A (en) | 2020-02-28 | 2022-01-16 | 荷蘭商Asm Ip控股公司 | System dedicated for parts cleaning |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
KR20210117157A (en) | 2020-03-12 | 2021-09-28 | 에이에스엠 아이피 홀딩 비.브이. | Method for Fabricating Layer Structure Having Target Topological Profile |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
US11996289B2 (en) | 2020-04-16 | 2024-05-28 | Asm Ip Holding B.V. | Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
US11898243B2 (en) | 2020-04-24 | 2024-02-13 | Asm Ip Holding B.V. | Method of forming vanadium nitride-containing layer |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
KR20210134226A (en) | 2020-04-29 | 2021-11-09 | 에이에스엠 아이피 홀딩 비.브이. | Solid source precursor vessel |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202200837A (en) | 2020-05-22 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Reaction system for forming thin film on substrate |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR20220010438A (en) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
KR20220027026A (en) | 2020-08-26 | 2022-03-07 | 에이에스엠 아이피 홀딩 비.브이. | Method and system for forming metal silicon oxide and metal silicon oxynitride |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
US12009224B2 (en) | 2020-09-29 | 2024-06-11 | Asm Ip Holding B.V. | Apparatus and method for etching metal nitrides |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
KR20220053482A (en) | 2020-10-22 | 2022-04-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
TW202235675A (en) | 2020-11-30 | 2022-09-16 | 荷蘭商Asm Ip私人控股有限公司 | Injector, and substrate processing apparatus |
US11946137B2 (en) | 2020-12-16 | 2024-04-02 | Asm Ip Holding B.V. | Runout and wobble measurement fixtures |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD1023959S1 (en) | 2021-05-11 | 2024-04-23 | Asm Ip Holding B.V. | Electrode for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4521951A (en) * | 1982-06-25 | 1985-06-11 | Thomson-Csf | Method of reduction of a compound forming a layer on a substrate and the application of said method to the fabrication of a field-effect semiconducting structure |
US6445033B1 (en) * | 1999-06-30 | 2002-09-03 | Nec Corporation | Gate-insulating film including oxide film |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3188179B2 (en) * | 1995-09-26 | 2001-07-16 | シャープ株式会社 | Method of manufacturing ferroelectric thin film element and method of manufacturing ferroelectric memory element |
-
2002
- 2002-05-22 US US10/151,887 patent/US6797525B2/en not_active Expired - Lifetime
-
2004
- 2004-09-23 US US10/947,218 patent/US20050042846A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4521951A (en) * | 1982-06-25 | 1985-06-11 | Thomson-Csf | Method of reduction of a compound forming a layer on a substrate and the application of said method to the fabrication of a field-effect semiconducting structure |
US6445033B1 (en) * | 1999-06-30 | 2002-09-03 | Nec Corporation | Gate-insulating film including oxide film |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070023842A1 (en) * | 2003-11-12 | 2007-02-01 | Hyung-Suk Jung | Semiconductor devices having different gate dielectric layers and methods of manufacturing the same |
US20070176242A1 (en) * | 2003-11-12 | 2007-08-02 | Lee Jong-Ho | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
US7586159B2 (en) | 2003-11-12 | 2009-09-08 | Samsung Electronics Co., Ltd. | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
US20050224897A1 (en) * | 2004-03-26 | 2005-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-K gate dielectric stack with buffer layer to improve threshold voltage characteristics |
US20110248350A1 (en) * | 2010-04-09 | 2011-10-13 | International Business Machines Corporation | Method and structure for work function engineering in transistors including a high dielectric constant gate insulator and metal gate (hkmg) |
US8350341B2 (en) * | 2010-04-09 | 2013-01-08 | International Business Machines Corporation | Method and structure for work function engineering in transistors including a high dielectric constant gate insulator and metal gate (HKMG) |
US20180053844A1 (en) * | 2016-08-19 | 2018-02-22 | International Business Machines Corporation | Ild protection in vfet devices |
US10541128B2 (en) * | 2016-08-19 | 2020-01-21 | International Business Machines Corporation | Method for making VFET devices with ILD protection |
US11164959B2 (en) | 2016-08-19 | 2021-11-02 | International Business Machines Corporation | VFET devices with ILD protection |
Also Published As
Publication number | Publication date |
---|---|
US20030219972A1 (en) | 2003-11-27 |
US6797525B2 (en) | 2004-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6797525B2 (en) | Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process | |
US6297539B1 (en) | Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same | |
US7037862B2 (en) | Dielectric layer forming method and devices formed therewith | |
TWI428984B (en) | Lanthanide dielectric with controlled interfaces | |
US6821873B2 (en) | Anneal sequence for high-κ film property optimization | |
JP4047075B2 (en) | Semiconductor device | |
US6809370B1 (en) | High-k gate dielectric with uniform nitrogen profile and methods for making the same | |
US6787440B2 (en) | Method for making a semiconductor device having an ultra-thin high-k gate dielectric | |
US8115262B2 (en) | Dielectric multilayer structures of microelectronic devices and methods for fabricating the same | |
Kim et al. | Characteristics of ZrO2 gate dielectric deposited using Zr t–butoxide and Zr (NEt2) 4 precursors by plasma enhanced atomic layer deposition method | |
US20020146895A1 (en) | Method for fabricating a semiconductor structure including a metal oxide interface with silicon | |
US20050282400A1 (en) | Method of forming a dielectric film | |
US7372112B2 (en) | Semiconductor device, process for producing the same and process for producing metal compound thin film | |
Bae et al. | MOS characteristics of ultrathin CVD HfAlO gate dielectrics | |
US7601578B2 (en) | Defect control in gate dielectrics | |
CN103681285A (en) | Semiconductor device including fluorine-free tungsten barrier layer and method for fabricating the same | |
US6866890B2 (en) | Method of forming a dielectric film | |
JP2005317647A (en) | Semiconductor device and its fabrication process | |
US20060273411A1 (en) | In-situ nitridation of high-k dielectrics | |
JP4563016B2 (en) | Method for forming oxide film on composite surface of silicon substrate | |
KR100621542B1 (en) | Dielectric multilayer of microelectronic device and fabricating method the same | |
US6797645B2 (en) | Method of fabricating gate dielectric for use in semiconductor device having nitridation by ion implantation | |
KR102532520B1 (en) | Semiconductor device with tuned threshold voltage and manufacturing method thereof | |
JP4933256B2 (en) | Method for forming a semiconductor microstructure | |
US20060138501A1 (en) | Semi-conductor dielectric component with a praseodymium oxide dielectric |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |