US20050041606A1 - Data communication apparatus, data communication method, data communication program and recording medium in which data communication program was recorded - Google Patents

Data communication apparatus, data communication method, data communication program and recording medium in which data communication program was recorded Download PDF

Info

Publication number
US20050041606A1
US20050041606A1 US10/873,644 US87364404A US2005041606A1 US 20050041606 A1 US20050041606 A1 US 20050041606A1 US 87364404 A US87364404 A US 87364404A US 2005041606 A1 US2005041606 A1 US 2005041606A1
Authority
US
United States
Prior art keywords
data
communication means
communication
fixed length
packet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/873,644
Other languages
English (en)
Inventor
Satoshi Hori
Shinji Ozeki
Toru Kitamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. reassignment MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HORI, SATOSHI, KITAMURA, TORU, OZEKI, SHINJI
Publication of US20050041606A1 publication Critical patent/US20050041606A1/en
Assigned to PANASONIC CORPORATION reassignment PANASONIC CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/353—Support for fire wire switches, i.e. according to IEEE 1394

Definitions

  • This invention relates to a data communication apparatus, a data communication method, a data communication program and a recording medium in which a data communication program was recorded, for supplying or processing, transmitting and receiving data at high speed and continuously, to an external communication line, in particular, a communication line through which data communication has to be carried out at high speed and continuously such as Isochronous communication in USB and IEEE1394, or Bluetoogh and other wireless communication.
  • first communication means and second communication means which mutually communicate data to be transmitted and received to a conventional external communication line
  • first communication means and the second communication means determine fixed packet length on the basis of maximum packet length which can be communicated continuously all at once, and the first communication means and the second communication means divide message data to be transmitted, into data packets with the determined fixed packet length, to realize Direct Memory Access (DMA) communication
  • DMA Direct Memory Access
  • FIG. 7 and FIG. 8 are views which explain the above-described conventional data communication method and a communication apparatus which executes that.
  • the conventional data communication method is a thing which relates, in particular, to a data communication method in an image processing system 901 which is composed of an image input/output part 931 and an image processing part 921 .
  • An image reading part 955 is, for example, a scanner, and reads out an image which was printed on a paper, and converts it into digital data with variable length.
  • the variable length digital data is inputted into an image input/output part 931 through an external communication line 957 which is an asynchronous type serial communication line.
  • Variable length data which was received by the image input/output part 931 from the external communication line 957 , is transmitted from a first communication control part 932 to a second communication control part 922 through a bus 944 .
  • Data to be transmitted is an original transmission message 961 as shown in FIG. 8 .
  • the first communication control part 932 of the image input/output part 931 divides the original transmission message 961 into data packets 962 with predetermined fixed length. In this example, it is divided into three fixed length data packets.
  • Packet headers 963 , 964 are added to each data packet.
  • the packet header 963 of a packet other than a last packet is 0 ⁇ 01 (which is 2 digits of hexadecimal number, and shows 01. Same below), and the packet header 964 of the last packet is 0 ⁇ 81.
  • the first communication control part 932 which received a data packet by the packet header 964 , can know that that data packet is a last one, or there is still continuation.
  • the fixed length data packet which was prepared in this manner is handed over from the first communication control part 932 to the communication controller 933 sequentially one by one, and the communication controller 933 , every time when it receives one packet, requests a direct memory access controller (hereinafter, simply referred to as “DMAC”) 942 for transmission.
  • DMAC direct memory access controller
  • the DMAC 942 receives data of 1 data packet sequentially from the communication controller 933 , and stores it in a predetermined area of a RAM 925 through a BUS 944 . When it finished storing data of 1 data packet, the DMAC 942 applies an interruption to a CPU 923 , and informs the second communication control part 922 of data reception of 1 data packet.
  • the CPU 923 reads the data of 1 data packet from the RAM 925 , and repeats this to reads out all data packets, and thereafter, restores the original transmission message 961 and hands it over to the image processing part 921 .
  • This invention is a thing which was made in view of the above-described circumstance, and aims to provide a data communication apparatus, a data communication method, a data communication program and a recording medium in which a data communication program was recorded, which can carry out data processing with low load and at necessary timing, even if a high performance device is not used, and which can carry out precise data communication.
  • an invention which is described in claim 1 is, in a data communication apparatus having first communication means and second communication means which transmit and receive data each other, a data communication apparatus in which a transmitting side of the first communication means or the second communication means is equipped with packet preparation means which prepares one or a plurality of fixed length data packets by carrying out one or both of division or padding data addition to data to be transmitted to communication means of a receiving side, data packet transmission means which transmits the prepared one or a plurality of fixed length data packets to the communication means of the receiving side, and data length transmission means which transmits data length of data other than the padding data, which is included in the prepared one or a plurality of fixed length data packets, to the communication means of the receiving side in accordance with each data packet, and a receiving side of the first communication means and the second communication means is equipped with restoration means which restores original data by deleting the added padding data which is included in the received fixed length data packet with reference to the received data length.
  • An invention which is described in claim 2 is, in a data communication apparatus having first communication means and second communication means which transmit and receive data each other, a data communication apparatus in which a transmitting side of the first communication means or the second communication means is equipped with packet preparation means which prepares one or a plurality of fixed length data packets by carrying out one or both of division or padding data addition to data to be transmitted to communication means of a receiving side, and data packet transmission means which transmits the prepared one or a plurality of fixed length data packets to the communication means of the receiving side, and a receiving side of the first communication means and the second communication means is equipped with restoration means which restores original data by deleting the added padding data which is included in the received fixed length data packet with reference to the received data length.
  • the communication control part of the receiving side can restore the fixed length data which has been transmitted, to original data, with reference to actual data length, at short times and with low load, and therefore, it is possible to carry out data processing with low load and at necessary timing, even if a high performance device is not used, and to carry out precise data communication.
  • An invention which is described in claim 3 is, in the data communication apparatus which is described in claim 1 or 2 , a data communication apparatus in which the data to be transmitted to the communication means of the receiving side is data which was received from an external communication line.
  • An invention which is described in claim 4 is, in the data communication apparatus which is described in any one of claims 1 through 3 , a data communication apparatus in which, at the transmission side of the first communication means or the second communication means, disposed is transmission means which transmits the restored data to an external communication line.
  • An invention which is described in claim 5 is, in the data communication apparatus which is described in any one of claims 1 through 4 , a data communication apparatus in which the data packet transmission means transmits the above-described one or a plurality of fixed length data packets to the communication means of the receiving side by direct memory access.
  • An invention which is described in claim 6 is, in the data communication apparatus which is described in claim 1 , a data communication apparatus in which the data length transmission means transmits data length of each data packet to the communication means of the receiving side through a first-in first-out memory.
  • An invention which is described in claim 7 is, in the data communication apparatus which is described in claim 3 , a data communication apparatus in which, when the transmission side of the first communication means or the second communication means did not receive data to be received within a predetermined time, the packet preparation means prepares a fixed length data packet in which all data are composed of padding data.
  • An invention which is described in claim 8 is, in a data communication apparatus having first communication means and second communication means which transmit and receive data each other, a data communication method in which a transmission side of the first communication means or the second communication means is equipped with a step of preparing one or a plurality of fixed length data packets by carrying out one or both of division or padding data addition to data to be transmitted to communication means of a receiving side, a step of memorizing the prepared one or a plurality of fixed length data packet, a step of storing data length of data other than the padding data which is included in the memorized one or a plurality of fixed length data packets in a first-in first-out memory with respect to teach data packet, and a step of transmitting the memorized one or a plurality of fixed length data packets to the communication means of the receiving side by direct memory access, and a receiving side of the first communication means and the second communication means is equipped with a step of deleting the added padding data which is included in the received fixed length data packet with reference to the received data length stored
  • An invention which is described in claim 9 is a data communication program which has a computer executed each function in such a manner that a transmission side of first transmission means or second communication means is equipped with a function of preparing one or a plurality of fixed length data packets by carrying out one or both of division or padding data addition to data to be transmitted to communication means of a receiving side, a function of memorizing the prepared one or a plurality of fixed length data packet, a function of storing data length of data other than the padding data which is included in the memorized one or a plurality of fixed length data packets in a first-in first-out memory with respect to teach data packet, and a function of requesting transmission of the stored one or a plurality of fixed length data packets, to a direct memory access controller, and a receiving side of the first communication means and the second communication means is equipped with a function of deleting the added padding data which is included in the received fixed length data packet with reference to the received data length stored in the first-in first-out memory, and a function of transmitting
  • An invention which is described in claim 10 is, in a recording medium in which recorded was a data communication program which is executed by first communication means and second communication means which transmit and receive data each other, a recording medium in which a data communication program was recorded characterized by having a computer readable program for having a computer of a transmission side of the first communication means or the second communication means executed a step of preparing one or a plurality of fixed length data packets by carrying out one or both of division or padding data addition to data to be transmitted to communication means of a receiving side, a step of storing the prepared one or a plurality of fixed length data packet in a predetermined memory area, a step of storing data length of data other than the padding data which is included in the stored one or a plurality of fixed length data packets in a first-in first-out memory with respect to teach data packet, and a step of requesting transmission of the stored one or a plurality of fixed length data packets, to a direct access controller, and for having a computer of a receiving side of the first communication
  • the communication control part of the receiving side can restore the fixed length data which has been transmitted, to original data, with reference to actual data length, at short times and with low load, and therefore, it is possible to carry out data processing with low load and at necessary timing, even if a high performance device is not used, and to carry out precise data communication.
  • FIG. 1 is a block diagram which showed a configuration of a data communication apparatus which relates to a first embodiment of this invention.
  • FIG. 2 is a view explaining a configuration of a packet which is communicated by the data communication apparatus shown in FIG. 1 .
  • FIG. 3 is a view which shoed a configuration of a fixed length data packet which is used in an embodiment of this invention.
  • FIG. 4 is a view explaining a configuration of a packet which is communicated by a data communication apparatus which relates to a second embodiment of this invention.
  • FIG. 5 is a view explaining a configuration of a packet which is communicated by a data communication apparatus which relates to a third embodiment of this invention.
  • FIG. 6 is a view explaining a configuration of a packet which is communicated by a data communication apparatus which relates to a fourth embodiment of this invention.
  • FIG. 7 is a view explaining a conventional communication apparatus and a communication method which executes it.
  • FIG. 8 is a view which showed a configuration example of data which is communicated in the prior art shown in FIG. 7 .
  • FIG. 1 is a block diagram which showed a configuration of a data communication apparatus which relates to a first embodiment of this invention.
  • a data communication apparatus 101 has, in its inside, an input/output part 131 and an information processing part 121 , and furthermore, has a BUS 144 which connects the input/output part 131 and the information processing part 121 , a DMAC 142 which was connected to the. BUS 144 , and a FIFO (First In First Out) memory 146 which is used for information communication between the input/output part 131 and the information processing part 121 .
  • the input/output part 131 is connected to an external communication path 160 which is Isochronous communication etc.
  • the external communication path 160 may be, for example, Bluetoogh, other wireless communication and other external communication path 160 , other than Isochronous communication etc. of USB or IEEE1394.
  • the information processing part 121 has, in its inside, a second communication control part 122
  • the second communication control part 122 has, in its inside, a CPU 123 , a RAM 125 , and other various processing parts which are not shown in the figure.
  • the CPU 123 and the RAM 125 and other processing parts which are not shown in the figure are also used as a portion other than the second communication control part 122 of the information processing part 121 , and are not used so.
  • the input/output part 131 has, in its inside, a first communication part 132
  • the first communication part 132 has, in its inside, a communication controller 133 and a transmission buffer 135 and other various processing parts which are not shown in the figure.
  • the communication controller 133 and the transmission buffer 135 and other various processing parts which are not shown in the figure are also used as a portion other than the first communication control part of the input/output part 131 , and are not used so.
  • the information processing part 121 and the input/output part 131 are connected by the BUS 144 , and transmit and receive data by use of the BUS 144 .
  • Data to be transmitted and received is data which was processed by the information processing part 121 , and may be data to be outputted from the input/output part 131 to the external communication path 160 , and may be data which was inputted by the input/output part 131 from the external communication path 160 and which is to be processed by the information processing part 121 , and may be other data.
  • FIG. 2 ( a ) an example of data, which was processed by the information processing part 121 and which is outputted from the input/output part 131 to the external communication path 161 , is shown in FIG. 2 ( a ).
  • Original data which is intended to be outputted, is composed of 7 pieces of variable length data packets A ⁇ G, as shown in FIG. 2 ( a ), and data length of each data packet is 9, 10, 6, 7, 8, 9, 9 bytes, respectively.
  • the CPU 123 of the second communication control part 122 applies padding to variable length data packets, to prepare fixed length data packets.
  • the CPU 123 stores the 7 pieces of the fixed length data packets of 10 bytes each. Furthermore, the CPU 123 stores actual data length of each fixed length data packet, i.e., length of data other than padding data, in the FIFO memory 146 for length, in the order of A ⁇ G.
  • this value is stored in the FIFO memory 146 for length. This content is as shown in FIG. 2 ( c ).
  • the CPU 123 requests the DMAC 142 for transfer of fixed length data on the RAM 125 .
  • the CPU 123 on the occasion of requesting the DMAC 142 for transfer of data, designates an address on the RAM 125 at which data has been stored, the number of overall bytes, and an address on a bus of a communication controller 133 or a transmission buffer 135 of a transfer destination. Data which is transferred on the BUS 144 by the DMAC 142 is as shown in FIG. 2 ( c ).
  • each data packet is transferred with a unit of, for example, 1 millisecond.
  • it is not necessarily limited to this time interval, and it is not absolutely necessary to be an equal time interval.
  • the DMAC 142 applies an interruption to either one or both of the CPU 123 and the communication controller 133 , and informs such a fact that the data transfer was completed. Or, in another example, when there is not always necessity for either one or both of the CPU 123 and the communication controller 133 to know the completion of data transfer, or when it is possible to know the completion of data transfer by another method, the interruption may not be carried out. Furthermore, in another embodiment, a request of data transfer from the CPU 123 to the DMAC may be carried out with respect to each one data packet.
  • the CPU 123 It is possible for the CPU 123 to carry out preparation of a next data packet, or to carry out other processing, during such time that the CMAC 142 is transferring data packets. Data which was transferred by the DMAC 142 through the BUS 144 is received by the first communication control part 132 .
  • the communication controller 133 directly receives that data packet, or stores it once in the transmission buffer 135 .
  • the communication controller 133 directly received that data packet it may be processed by the communication controller 133 as it is, and may be processed by the communication controller 133 or another processing part which is not shown in the figure, after it was stored once in the transmission buffer 135 .
  • the first communication processing part 132 receives the 7 pieces of fixed length data packets shown in FIG. 2 ( c ), and deletes padding data by referring to a content of the FIFO memory 146 for length, and restores original data.
  • the restoration of original data may be carried out every time that respective fixed length data packets are received, and may be also carried out after all fixed length data packets were received.
  • the first communication processing part 132 hands over the restored original data to the input/output part 131 , and the input/output part 131 outputs that data to the external communication path 160 which is Isochronous communication of USB and IEEE1394.
  • FIG. 2 ( d ) An example of a data packet is shown in FIG. 2 ( d ). As shown in FIG. 2 ( d ), in this example, it is outputted to the external communication path 160 such as USB, with a unit of 1 millisecond. However, it is not necessarily limited to this time interval, and it is not absolutely necessary to be an equal time interval.
  • actual data length i.e., length of data other than padding data was stored in the FIFO memory 146 for length, in the order of A ⁇ G, and it was informed to the first communication control part 132 , but in another embodiment, it is also possible to add actual data length to a fixed length data packet, and to transfer it to the first communication control part 132 by the DMAC 142 by use of the BUS 144 .
  • FIG. 3 A configuration of the fixed length data packet in this embodiment is shown in FIG. 3 .
  • the fixed length data packet is prepared by such a fact that padding data 405 is padded to data 403 other than the padding data, and furthermore, data length 401 of the data other than the padding data is added to it, and the fixed length data packet, which is transferred on the BUS 144 , is prepared.
  • the first communication control part 132 which received the 7 pieces of fixed length data packets to which the data length 401 of data other than padding data was added, deletes the padding data 405 by referring to the data length 401 of data other than padding data which is included in the received data packet, but not by referring to a content of the FIFO memory 146 for length, and restores original actual data 403 .
  • the CPU 123 of the information processing part 121 changes a plurality of original data to be transmitted, to fixed length data packets, by padding, and informs the first communication control part 132 of actual data lengths of these fixed length data packets by the FIFO memory 146 , and also, transmits these fixed length data to the first communication part 132 by the DMA, and therefore, the communication controller 133 of the first communication control part 132 restores original data from fixed length data which has been transmitted, at short times and with low load, on the basis of length of actual data, and transmits the restored data from the input/output part 131 onto the external communication path 160 , and therefore, it is possible to carry out sufficiently fast and precise data processing, even if so high performance one as the CPU 123 and the communication controller 133 is not used.
  • FIG. 4 is a view explaining a configuration of a packet to be communicated by a data communication apparatus which relates to a second embodiment of this invention.
  • a configuration of the second embodiment is the same as that of the first embodiment, hereinafter, as to each part having the same configuration, explanations of its configuration and operations will be omitted, and herein after, only its different point will be described.
  • FIG. 4 ( a ) An example of data which was processed by the information processing part 121 which is the second embodiment, and which is outputted from the input/output part 131 to the external communication path 160 is shown in FIG. 4 ( a ).
  • Original data which is intended to be outputted is composed of 1 piece of a variable length data packet A, and in this embodiment, data length of the data packet A is 56 bytes.
  • the CPU 123 of the second communication control part 122 divides the variable length data packet into 5 pieces (A 1 ⁇ A 5 ) of fixed length data blocks which is composed of 10 bytes each, and applies 4 byte-padding to a sixth block A 6 , to prepare a fixed length data block A 6 which is composed of 10 bytes. Furthermore, if need arises, it prepares a fixed length dummy packet D which is composed of 10 bytes just the same.
  • the dummy packet D is not absolutely necessary, and according to another embodiment, there is such a case that 2 or more dummy packets become necessary.
  • 7 pieces of fixed length data packets; which were prepared by the CPU 123 is shown in FIG. 4 ( b ).
  • the original 1 piece of variable length data packet A is changed to 7 pieces of fixed length data packets A 1 ⁇ A 6 and D of 10 bytes each.
  • the CPU 123 stores the 7 pieces of fixed length data packets of 10 bytes each, in the RAM 125 . Furthermore, the CPU 123 stores actual data length of each fixed length data packet, i.e., length of data other than padding data, in the FIFO memory 146 for length, in the order of A 1 ⁇ D.
  • this value is stored in the FIFO memory 146 for length. This content is as shown in FIG. 4 ( c ).
  • the CPU 123 requests the DMAC 142 for transfer of fixed length data on the RAM 125 .
  • Data which is transferred on the BUS 144 by the DMAC 142 , is shown in FIG. 4 ( c ).
  • FIG. 4 ( c ) Data, which is transferred on the BUS 144 by the DMAC 142 , is shown in FIG. 4 ( c ).
  • a transmission request is raised from the transmission buffer 135 to the DMAC 142 and data transfer is carried out.
  • the transmission buffer 135 falls in a vacant state every 1 ms, and the transmission request is repeated.
  • each data packet is transferred with a unit of, for example, 1 millisecond. However, it is not necessarily limited to this time interval, and it is not absolutely necessary to be an equal time interval.
  • the data which was transferred by the DMAC 142 through the use of the BUS 144 , is received by the first communication control part 132 .
  • the first communication processing part 132 receives the 7 pieces of fixed length data packets shown in FIG. 4 ( c ), and deletes padding data by referring to a content of the FIFO memory 146 for length, and restores original data.
  • the first communication part 132 hands over the restored original data to the input/output part 131 , and the input/output part 131 outputs that data to the external communication path 160 which is Isochronous communication etc. of USB or IEEE1394.
  • FIG. 4 ( d ) An example of that data packet is shown in FIG. 4 ( d ). As shown in FIG. 4 ( d ), in this example, it is outputted to the external communication path 160 such as USB, including the dummy packet D, with a unit of 1 millisecond.
  • the external communication path 160 such as USB
  • actual data length i.e., length of data other than padding data was stored in the FIFO memory 146 for length, and it was informed to the first communication control part 132 , but in another embodiment, it is also possible to add actual data length to a fixed length data packet, to make a fixed length data packet as shown in for example, FIG. 3 , and to transfer it to the first communication control part 132 by the DMAC 142 through use of the BUS 144 , which is the same as in the first embodiment.
  • the information processing part 121 converts 1 piece of original data A to be transmitted, into a plurality of fixed length data packets by padding, and thereafter, carries out the same processing as in the first embodiment, there is the same advantage as in the first embodiment.
  • FIG. 5 is a view explaining a configuration of a packet to be communicated by a data communication apparatus which relates to a third embodiment of this invention.
  • a configuration of the third embodiment is the same as that of the first embodiment, hereinafter, as to each part having the same configuration, explanations of its configuration and operations will be omitted, and hereinafter, only its different point will be described.
  • FIG. 5 an example of data, which was inputted by the input/output part 131 from the external communication path 160 , and which is inputted to and outputted from the data communication apparatus 101 , is shown in FIG. 5 .
  • the input/output part 131 receives sequentially variable length data packets as shown in, for example, FIG. 5 ( a ), from the external communication path 160 .
  • the input/output part 131 in order to transmit the received data to the information processing part 121 , hands it over to the first communication control part 132 .
  • the communication controller 133 of the first communication control part 132 applies padding to variable length data packets, and prepares fixed length data packets of 10 bytes each.
  • FIG. 5 ( b ) One example of a fixed length data packet, which was prepared by the communication controller 133 , is shown in FIG. 5 ( b ).
  • the communication controller 133 stored the fixed length data packets of 10 bytes each, for example, in the transmission buffer 135 . Furthermore, the communication controller 133 stores actual data length of each fixed length data packet, i.e., length of data other than padding data, in the received order, in the FIFO memory 146 for length.
  • the communication controller 133 requests the DMAC 142 for transfer of fixed length data packets on the transmission buffer 135 .
  • the CPU 123 designates, an address on the transmission buffer 135 at which data has been stored, the number of overall bytes, an address of the RAM 125 of a transfer destination, in advance to the DMAC 142 .
  • FIG. 5 ( c ) One example of data, which is transferred on the BUS 144 by the DMAC 142 , is shown in FIG. 5 ( c ).
  • Data, which was transferred by the DMAC 142 through the use of the BUS 144 is received by the second communication control part 122 .
  • the second communication control part 122 for example, the fixed length data packets are once stored in the RAM 125 .
  • the CPU 123 pulls out the 7 pieces of fixed length data packets show in FIG. 5 ( c ), from the RAM 125 , and deletes padding data by referring to a content of the FIFO memory 146 for length, and restores original data.
  • the restoration of original data may be carried out every time that respective fixed length data packets are received, and may be also carried out after all fixed length data packets were received.
  • the second communication control part 122 hands over the restored original data to the information processing part 121 , and the information processing part 121 carries out necessary information processing by use of that data.
  • actual data length i.e., length of data other than padding data was stored in the FIFO memory 146 for length, and it was informed to the second communication control part 122 , but in another embodiment, it is also possible to add actual data length to a fixed length data packet, to make a fixed length data packet as shown in for example, FIG. 3 , and to transfer it to the first communication control part 132 by the DMAC 142 through use of the BUS 144 . Since this point is also the same as in the first embodiment, explanations will be omitted.
  • the first communication part 132 converts a plurality of original data, which was inputted from the external communication path 160 , into fixed length data packets, by padding, and informs the second communication control part 122 of actual data lengths of these fixed length data packets by the FIFO memory 146 , and also transmits these fixed length data to the second communication part 121 by the DMA, and thereby, the CPU 123 of the second communication control part 122 restores the fixed length data, which was transmitted, to original data at short times and with low load, on the basis of actual data length, and carries out necessary processing by use of the restored data, and therefore, it is possible to carry out precise data processing which corresponded to a speed of the external communication path 160 , even if the external communication path 160 is of low speed, or of high speed, and so high performance one as the communication controller 133 is not used, and also, it is possible to carry out sufficiently fast and precise data processing, even if so high performance one as the CPU 123 is not used.
  • FIG. 6 is a view explaining a configuration of a packet to be communicated by a data communication apparatus which relates to a fourth embodiment of this invention.
  • a configuration of the fourth embodiment is the same as that of the first embodiment, hereinafter, as to each part having the same configuration, explanations of its configuration and operations will be omitted, and herein after, only its different point will be described.
  • FIG. 6 an example of data, which was inputted by the input/output part 131 from the external communication path 160 , and which is inputted to and outputted from the data communication apparatus 101 , is shown in FIG. 6 .
  • the received data is a fixed length data packet of for example, 10 bytes, in which all data is composed of padding data.
  • the communication controller 133 of the first communication control part 132 prepares, for example, D packet shown in FIG. 6 ( b ), and stores it in the transmission buffer 135 , and also, stores a value zero (0) as actual data length, i.e., data length of data other than padding data, in the FIFO memory 146 for length. Furthermore, if need arises, also at the time when a data packet was not received within 1 ms, it prepares, for example, the D packet shown in FIG.
  • FIG. 6 ( b ) A fixed length data packet to which padding was applied is shown in FIG. 6 ( b ), and contents of a data packet to be transferred on the BUS 144 and the FIFO memory are shown in FIG. 6 ( c ).
  • FIG. 6 ( d ) A fixed length data packet to which padding was applied is shown in FIG. 6 ( b ), and contents of a data packet to be transferred on the BUS 144 and the FIFO memory are shown in FIG. 6 ( c ).
  • FIG. 6 ( d ) A fixed length data packet to which padding was applied is shown in FIG. 6 ( b ), and contents of a data packet to be transferred on the BUS 144 and the FIFO memory are shown in FIG. 6 ( c ).
  • FIG. 6 ( d ) A fixed length data packet to which padding was applied is shown in FIG. 6 ( b ), and contents of a data packet to be transferred on the BUS 144 and the FIFO memory are shown in FIG. 6 ( c ).
  • the data which was restored as described above, is transferred to the information processing part 121 on the BUS 144 by the DMAC 142 . Since operations of the information processing part 121 after that are the same as those of the third embodiment, explanations will be omitted.
  • the input/output part 131 could not receive a data packet within a time frame, from the external communication path 160 , prepared is, for example, a fixed length data packet of 10 bytes in which all data is composed of padding data, and these fixed length data packets are transferred to the information processing part 121 , but its operation is the same as that of the third embodiment, and there is the same advantage.
  • a plurality of original data to be transmitted are transmitted to communication means of a receiving side, as fixed length data packets, by padding, and actual data lengths of these fixed length data packets are transmitted to the communication means of the receiving side, and thereby, the communication means of the receiving side can restore original data at short times and with low load, by referring to actual data length of fixed length data which was transmitted, and therefore, it is possible to carry out data processing with low load and at necessary timing even if a high performance device is not used, and to carry out precise data communication.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Bus Control (AREA)
US10/873,644 2002-12-24 2004-06-23 Data communication apparatus, data communication method, data communication program and recording medium in which data communication program was recorded Abandoned US20050041606A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPP.2002-372812 2002-12-24
JP2002372812A JP4201590B2 (ja) 2002-12-24 2002-12-24 データ通信装置、データ通信方法、データ通信プログラム及びデータ通信プログラムを記録した記録媒体

Publications (1)

Publication Number Publication Date
US20050041606A1 true US20050041606A1 (en) 2005-02-24

Family

ID=32811308

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/873,644 Abandoned US20050041606A1 (en) 2002-12-24 2004-06-23 Data communication apparatus, data communication method, data communication program and recording medium in which data communication program was recorded

Country Status (2)

Country Link
US (1) US20050041606A1 (ja)
JP (1) JP4201590B2 (ja)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020067719A1 (en) * 2000-08-25 2002-06-06 Kunitoshi Shimizu Transmitting method, transmitting apparatus, and program storage medium
US20060215702A1 (en) * 2005-03-24 2006-09-28 Brother Kogyo Kabushiki Kaisha Packet Communication System And Packet Communication Apparatus
US20080279289A1 (en) * 2007-05-08 2008-11-13 Seiko Epson Corporation Transmitter, receiver, method for transmitting, method for receiving, fixed length serial burst data transfer system, semiconductor device, and hybrid semiconductor device
US20080285678A1 (en) * 2007-05-08 2008-11-20 Seiko Epson Corporation Transmitter, receiver, transmitting method, receiving method, variable-length serial burst data transfer system, semiconductor device and hybrid semiconductor device
US20090010342A1 (en) * 2006-03-30 2009-01-08 Fujitsu Limited Data transfer device and data transfer method
GB2495268A (en) * 2011-08-05 2013-04-10 Quantel Ltd Methods and systems for providing file data for media files
US20140146836A1 (en) * 2012-11-29 2014-05-29 Samsung Electronics Co. Ltd. Method for video streaming and an electronic device thereof
US20140269351A1 (en) * 2013-03-15 2014-09-18 Futurewei Technologies, Inc. System and Method for Steering Packet Streams
US11714858B2 (en) 2011-04-07 2023-08-01 Grass Valley Limited Methods and systems for providing file data from a file system

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4655868B2 (ja) * 2005-10-18 2011-03-23 セイコーエプソン株式会社 第１データ受信送信装置および受信装置並びに第２データ受信送信装置、データ受信送信システムおよびデータ受信送信方法
JP4952161B2 (ja) * 2006-09-15 2012-06-13 セイコーエプソン株式会社 プリンタ制御プログラム、プリンタ制御方法、及びプリンタシステム

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6172989B1 (en) * 1996-10-22 2001-01-09 Sony Corporation Transmitting apparatus and method, receiving apparatus and method
US6463060B1 (en) * 1997-04-01 2002-10-08 Sony Corporation Signal processing circuit
US6490264B1 (en) * 1998-07-03 2002-12-03 Fujitsu Limited Data transmission method and system
US20030026487A1 (en) * 2001-08-02 2003-02-06 Yoshiyuki Wada Image decoding apparatus, recording medium which computer can read from, and program which computer can read
US20030179882A1 (en) * 2002-03-25 2003-09-25 Allied Telesis Kabushiki Kaisha Variable-length/fixed-length data conversion method and apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6172989B1 (en) * 1996-10-22 2001-01-09 Sony Corporation Transmitting apparatus and method, receiving apparatus and method
US6463060B1 (en) * 1997-04-01 2002-10-08 Sony Corporation Signal processing circuit
US6490264B1 (en) * 1998-07-03 2002-12-03 Fujitsu Limited Data transmission method and system
US20030026487A1 (en) * 2001-08-02 2003-02-06 Yoshiyuki Wada Image decoding apparatus, recording medium which computer can read from, and program which computer can read
US20030179882A1 (en) * 2002-03-25 2003-09-25 Allied Telesis Kabushiki Kaisha Variable-length/fixed-length data conversion method and apparatus

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6982990B2 (en) * 2000-08-25 2006-01-03 Sony Corporation Transmitting method, transmitting apparatus, and program storage medium
US20020067719A1 (en) * 2000-08-25 2002-06-06 Kunitoshi Shimizu Transmitting method, transmitting apparatus, and program storage medium
US20060215702A1 (en) * 2005-03-24 2006-09-28 Brother Kogyo Kabushiki Kaisha Packet Communication System And Packet Communication Apparatus
US7773603B2 (en) * 2005-03-24 2010-08-10 Brother Kogyo Kabushiki Kaisha Packet communication system and packet communication apparatus
US20090010342A1 (en) * 2006-03-30 2009-01-08 Fujitsu Limited Data transfer device and data transfer method
US8175170B2 (en) 2007-05-08 2012-05-08 Seiko Epson Corporation Transmitter, receiver, method for transmitting, method for receiving, fixed length serial burst data transfer system, semiconductor device, and hybrid semiconductor device
US20080285678A1 (en) * 2007-05-08 2008-11-20 Seiko Epson Corporation Transmitter, receiver, transmitting method, receiving method, variable-length serial burst data transfer system, semiconductor device and hybrid semiconductor device
US8175171B2 (en) * 2007-05-08 2012-05-08 Seiko Epson Corporation Transmitter, receiver, transmitting method, receiving method, variable-length serial burst data transfer system, semiconductor device and hybrid semiconductor device
US20080279289A1 (en) * 2007-05-08 2008-11-13 Seiko Epson Corporation Transmitter, receiver, method for transmitting, method for receiving, fixed length serial burst data transfer system, semiconductor device, and hybrid semiconductor device
US11714858B2 (en) 2011-04-07 2023-08-01 Grass Valley Limited Methods and systems for providing file data from a file system
GB2495268A (en) * 2011-08-05 2013-04-10 Quantel Ltd Methods and systems for providing file data for media files
US10019448B2 (en) 2011-08-05 2018-07-10 Quantel Limited Methods and systems for providing file data for media files
GB2495268B (en) * 2011-08-05 2019-09-04 Quantel Ltd Methods and systems for providing file data for media files
US20140146836A1 (en) * 2012-11-29 2014-05-29 Samsung Electronics Co. Ltd. Method for video streaming and an electronic device thereof
US20140269351A1 (en) * 2013-03-15 2014-09-18 Futurewei Technologies, Inc. System and Method for Steering Packet Streams
US10015111B2 (en) * 2013-03-15 2018-07-03 Huawei Technologies Co., Ltd. System and method for steering packet streams

Also Published As

Publication number Publication date
JP4201590B2 (ja) 2008-12-24
JP2004207891A (ja) 2004-07-22

Similar Documents

Publication Publication Date Title
US7970012B2 (en) Packet processing using a multi-port memory
EP0996069A2 (en) Method of transferring image data using a IEEE 1394 bus
US20050041606A1 (en) Data communication apparatus, data communication method, data communication program and recording medium in which data communication program was recorded
US5935267A (en) Data communication method and a data communication system for use with a digital network
TW200415474A (en) Method and apparatus for intermediate buffer segmentation and reassembly
JPH0535624A (ja) データ転送方法ならびにデータ送信装置および復元装置
US7539204B2 (en) Data and context memory sharing
US7397574B1 (en) Image processing controlling distribution of work among apparatuses based on apparatus performance
JP7442025B2 (ja) インタフェース変換装置
US6711179B1 (en) Signal processing apparatus with three layer processing sections, and signal processing system with said two signal processing apparatuses
US7174395B2 (en) Communication interface method and device utilizing direct memory access data transfer
JP6873953B2 (ja) 通信装置、通信装置の制御方法およびプログラム
JP3753622B2 (ja) パケット送受信装置
JP2953362B2 (ja) Ｌａｎのスイッチング装置
JP2002185466A (ja) パケット送受信装置
JPH03150943A (ja) 通信装置
JP2971157B2 (ja) パケット交換方式
JPH08139783A (ja) Ｈｄｌｃフレーム受信回路
JP2005277704A (ja) データ配信管理装置およびデータ配信管理方法
JP2021036649A (ja) 通信装置、通信装置の制御方法およびプログラム
JPH0865354A (ja) データ通信装置
JPS6165649A (ja) 通信制御方式
JPH05257865A (ja) ディスクリプタ制御方式
JPH03255749A (ja) 通信制御装置のデータ転送方式
JPH05136816A (ja) データパケツトのａｔｍセル化方式

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HORI, SATOSHI;OZEKI, SHINJI;KITAMURA, TORU;REEL/FRAME:015933/0938

Effective date: 20041007

AS Assignment

Owner name: PANASONIC CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0653

Effective date: 20081001

Owner name: PANASONIC CORPORATION,JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0653

Effective date: 20081001

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION