US20040245574A1

US20040245574A1 - ESD protection device with thick poly film and method for forming the same

Info

Publication number: US20040245574A1
Application number: US10/829,983
Authority: US
Inventors: Ming-Dou Ker; Chih-Kang Deng; Tang-Kui Tseng; An Shih; Sheng-Chieh Yang
Original assignee: Toppoly Optoelectronics Corp
Current assignee: Innolux Corp
Priority date: 2003-04-25
Filing date: 2004-04-23
Publication date: 2004-12-09
Also published as: US7632725B2; TW200423368A; US20060231896A1; TW584953B

Abstract

An ESD protection device with thicker polysilicon film, an electronic apparatus having the same, and a method for manufacturing the same are provided. The ESD protection device can be a diode or a MOS transistor with a thicker polysilicon film employed in an ESD protection circuit to protect an electronic apparatus. The electronic apparatus includes a substrate having a device area and an ESD protection circuit area. A first polysilicon film of a first thickness is formed on the device area of the substrate, so as to form an electronic device. A second polysilicon film of a second thickness is formed on the ESD protection circuit area, so as to form an ESD protection device. The second thickness, which is preferably about in the range of 100 to 500 nanometers, is thicker than the first thickness.

Description

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims priority to Taiwan Patent Application No. 092109702 entitled “ESD Protection Device with Thick Poly Film, Electronic Device and Method for Forming the Same”, filed on Apr. 25, 2003.

FIELD OF INVENTION

The present invention generally relates to an ESD protection device and, more particularly, to an ESD protection device with thicker polysilicon film in an electronic apparatus, and method for forming the same.

BACKGROUND OF THE INVENTION

Thin-film transistors (TFTs) are commonly used in most semiconductor electronic apparatus as switches in active matrix liquid crystal displays, image sensors or the like. However, applications of TFT devices have limitations. For example, in the process of manufacturing liquid crystal displays, when glass or quartz substrates are delivered or processed on the production line, TFT devices generally accumulate a large number of charges and introduce electrostatic discharge (ESD) damages because of their random grains and large resistance. It is therefore very important to provide ESD protection circuits around the input and output (I/O) pads to increase the production yield.

However, as shown in FIG. 1A, when a positive discharge voltage is applied to the output pad (Drain) with the Vss pad (Source) relatively grounded, the

ESD protection device

10, such as a reverse diode at the drain, is stressed by the ESD voltage and breaks down, which results in the clamp of the overstress voltage on the pad. Furthermore, when the heat induced by the ESD is larger than that the ESD protection device can sustain, the ESD protection device will be damaged. There are therefore more and more researches investigating behavior of TFT devices in ESD events, most of which focus on the damage resulted and the mechanisms. For example, in order to sustain larger ESD currents, increasing the area of device is proposed to promote the breakdown voltage. However, as shown in FIG. 1B, when the channel length reaches a certain value, such as 10 μm, the breakdown voltage stays constant with an approximate value of 430V.

Therefore, there is a need to provide an ESD protection device with increased robustness to sustain higher ESD currents and prevent the electronic apparatus from damage.

SUMMARY OF THE INVENTION

It is one aspect of the present invention to provide an ESD protection device which has a thicker polysilicon film than that of general semiconductor electronic devices, and therefore the robustness of the ESD protection device, such as a diode or a MOS transistor, is enhanced.

It is another aspect of the present invention to provide an ESD protection device with a polysilicon film having a thickness in a range of about 100 to 500 nanometers, which can sustain higher currents so as to protect internal circuits from damage.

The present invention provides an ESD protection device including a substrate and a polysilicon film in an ESD protection circuit to protect an electronic apparatus. The polysilicon film of a thickness in a range of about 100 to 500 nanometers is formed on the substrate. The ESD protection device can be a MOS transistor or a diode.

In one embodiment, the ESD protection device is a MOS transistor, which further includes source/drain regions, a gate dielectric layer, and a gate electrode. The source/drain regions are formed in the polysilicon film and separated by a channel. In another embodiment, the ESD protection device is a diode, which further includes an n-type doped region and a p-type doped region in the polysilicon film. For example, the n-type doped region is adjacent to the p-type doped region to form a PN diode. In a further embodiment, the diode further includes an intrinsic region between the n-type doped and p-type doped regions so as to form a PIN diode.

It is a further another aspect of the present invention to provide an electronic apparatus with an ESD protection device of thicker polysilicon film, which includes a substrate, a first polysilicon film, and a second polysilicon film. The substrate has a device area and an ESD protection circuit area. The first polysilicon film having a first thickness is formed on the device area so as to form an electronic device. The second polysilicon film having a second thickness is formed on the ESD protection circuit area so as to form the ESD protection device. The second thickness is larger than the first thickness and preferably in a range of about 100 to 500 nanometers. The electronic device can be a MOS transistor while the ESD protection device can be a diode or a MOS transistor.

It is another aspect of the present invention to provide a method compatible with the current process flow to form an ESD protection device, which is capable of sustaining higher power heat so as to prevent electronic apparatus from damage.

In one embodiment, the method includes steps of providing a substrate having a device area and an ESD protection circuit area, forming a first polysilicon film of a first thick ness on the device area of the substrate so as to form an electronic device, and forming a second polysilicon film of a second thickness on the ESD protection circuit area of the substrate so as to form the ESD protection device. The second thickness is larger than the first thickness and preferably in a range of about 100 to 500 nanometers.

In an exemplary embodiment, the step of forming the first and second polysilicon films includes steps of forming the second polysilicon film on the substrate to cover the device area and the ESD protection circuit area, forming a patterned photoresist layer on the second polysilicon layer to expose a portion of the second polysilicon film corresponding to the device area, and etching the second polysilicon film to reach the first thickness by using the patterned photoresist layer as a mask.

In another exemplary embodiment, the step of forming the first and second polysilicon films includes steps of forming a polysilicon film of a third thickness on the substrate to cover the device area and the ESD protection circuit area, forming a patterned photoresist layer on the polysilicon film to expose a portion of the polysilicon film corresponding to the device area, etching the polysilicon film to expose the substrate by using the patterned photoresist layer as a mask, removing the patterned photoresist layer, and depositing the first polysilicon film on the substrate. As a result, the second thickness equals the third thickness plus the first thickness.

The method further includes other steps of forming a diode or a MOS transistor as the ESD protection device. For example, an n-type doped region and a p-type doped region are formed in the second polysilicon film so as to form a PN diode. Furthermore, an intrinsic region is formed between the n-type doped and p-type doped regions so as to form a PIN diode.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein: [0016]
FIG. 1A illustrates a conventional ESD protection circuit; [0017]
FIG. 1B illustrates a diagram showing relation between channel width and breakdown voltage of a conventional ESD protection device; [0018]
FIG. 2 illustrates an ESD protection circuit in one embodiment of the present invention; [0019]
FIG. 3A illustrates a cross-sectional view of an ESD protection device and an electronic device in a first embodiment of the present invention; [0020]
FIG. 3B illustrates a cross-sectional view of an ESD protection device and an electronic device in a second embodiment of the present invention; [0021]
FIG. 3C illustrates a cross-sectional view of an ESD protection device and an electronic device in a third embodiment of the present invention; [0022]
FIG. 4 illustrates a cross-sectional view of polysilicon films in one embodiment of the present invention; [0023]
FIGS. 5A and 5B illustrates a cross-sectional view of forming a first and second polysilicon films in one embodiment of the present invention; and [0024]
FIGS. 6A-6C illustrates a cross-sectional view of forming a first and second polysilicon films in another embodiment of the present invention.[0025]

DETAILED DESCRIPTION OF THE INVENTION

The present invention provides an electrostatic discharge (ESD) protection device, which has thicker polysilicon film to enhance the robustness so as to sustain higher currents or power heat. [0026]
FIG. 2 illustrates ESD protection devices having thick polysilicon films (such as [0027] 100, 200, and 300) in I/O pads of an electronic apparatus 400 so as to provide electrostatic discharge protection to the electronic apparatus 400 in one embodiment of the present invention. FIGS. 3A to 3C illustrate cross-sectional views of exemplary embodiments of the present invention.
Referring to FIGS. 2 and 3A, in a first exemplary embodiment, the present invention provides an [0028] ESD protection device 100, such as a MOS transistor, in an ESD circuit so as to protect the electronic apparatus 400. The ESD protection device 100 includes a substrate 102 and a polysilicon film 104. The substrate 102 can be selected from a group consisting of glass substrate, a quartz substrate, and the combination thereof. The polysilicon film 104 having a thickness in a range of about 100 to 500 nanometers is formed on the substrate 102. Source/drain regions 106 are formed in the polysilicon film 104 and separated by a channel 104A. The ESD protection device 100 further includes a gate dielectric layer 108, such as gate oxide layer, and a gate electrode 110, so as to be a MOS transistor used in an ESD protection circuit.
Referring to FIG. 3B, in a second exemplary embodiment, the [0029] ESD protection device 200 is a diode, which includes a substrate 102 and a polysilicon film 104. Similarly, the substrate 102 can be selected from a group consisting of a glass substrate, a quartz substrate, and the combination thereof. The polysilicon film 104, which has a thickness in a range of about 100 to 500 nanometers, is formed on the substrate 102. An n-type doped region 202 and a p-type doped region 204 are formed in the polysilicon film 104. The ESD protection device 200 can be a PN diode when the n-type doped region 202 is adjacent to the p-type doped region 204.
Referring to FIG. 3C, in a third exemplary embodiment, the difference between he second and third embodiments is that [0030] ESD protection device 300 further includes an intrinsic region 302, which is arranged between the n-type and p-type doped regions, 202 and 204, to form a PIN diode as the ESD protection device 300.
Referring to FIGS. 2 and 3A to [0031] 3C, the electronic apparatus 400 having the ESD protection device shown as 100, 200, or 300, includes a substrate 102, a first polysilicon film 404, and a second polysilicon film 104. As described above, the substrate 102 can be selected from a group consisting of a glass substrate, a quartz substrate, and the combination thereof. The substrate 102 has a device area 400A and an ESD protection circuit area 400B. The device area 400A can be an internal circuit region as shown in FIG. 2. The first polysilicon film 404 having a first thickness (H1) is formed on the device area 400A of the substrate 102, so as to form an electronic device 402. The second polysilicon film 104 having a second thickness (H2) is formed on the ESD protection circuit area 400B of the substrate 102, so as to form an ESD protection device (such as 100, 200, or 300). The second thickness (H2) is larger than the first thickness (H1) and preferably in a range of about 100 to 500 nanometers.
The [0032] electronic device 402 can be a p-type or n-type MOS transistor, and therefore, the electronic device 402 further includes first source/drain regions 406 formed in the first polysilicon film 402 and separated by a first channel 404A. A gate dielectric layer 408 and gate electrode 410 are formed on the first polysilicon film 404. The ESD protection device can be a diode (such as 200 or 300) or a MOS transistor 100 having a thicker polysilicon film 104. For example, as a MOS transistor 100, the ESD protection device 100 further includes second source/drain regions 106 formed in the second polysilicon film 104 and separated by a second channel 104A. Gate dielectric layer 108 and gate electrode 110 are formed on the second polysilicon layer 104, as shown in FIG. 3A.
Alternatively, the [0033] electronic apparatus 400 further includes an n-type doped region 202 and a p-type doped region 204 in the second polysilicon film 104 so as to form a PN diode as the ESD protection device 200 in FIG. 3B. Moreover, an intrinsic region 302 can be formed between the n-type and p-type doped regions (202 and 204) to form a PIN diode as the ESD protection device 300 in FIG. 3C.
In general, a conventional ESD protection device has a polysilicon film of a thickness, preferably about 50 nanometers, which is the same as that of the active area of the electronic device in the internal circuit (such as [0034] 404 in FIGS. 3A-3C), so that the gate can have better controls over the channel. However, the application of thin polysilicon film is not suitable for ESD events. Therefore, the ESD protection device of the present invention, such as 100, 200, and 300, having a thicker polysilicon film (preferably in a range between 100 to 500 nanometers) can efficiently disperse the ESD currents to the thick polysilicon film 104 and improve the robustness of the ESD protection device. Moreover, as shown in FIG. 2, when ESD event happens in PS mode or ND mode, passing through the I/O pads, the ESD protection device with thicker polysilicon film can sustain large currents to protect devices from damage.
Referring to FIG. 4, in another embodiment, a method for forming an ESD protection device in an ESD protection circuit is provided. The method includes a step of providing a [0035] substrate 102, which has a device area 400A and an ESD protection circuit area 400B. A first polysilicon film 404 of a first thickness (H1) is formed on the device area 400A of the substrate 102 so as to form an electronic device 402 (as shown in FIGS. 3A to 3C). A second polysilicon film 104 of a second thickness (H2) is formed on the ESD protection circuit area 400B of the substrate 102 to form the ESD protection device (such as 100, 200, and 300 shown in FIGS. 3A to 3C). The second thickness (H2) is larger than said first thickness (H1) and preferably in a range about 100 to 500 nanometers.
It is noted that the steps of forming the first and second polysilicon films ([0036] 404 and 104) include variety combinations of processes. For example, as shown in FIGS. 5A and 5B, the steps of forming the first and second polysilicon films include forming the second polysilicon film 104 over the entire substrate 102. In other words, the second polysilicon film 104 having the second thickness (H2) covers the device area 400A and the ESD protection circuit area 400B. Then, a pattern photoresist layer 412 is formed on the second polysilicon film 104 to expose a portion of the second polysilicon film 104, which corresponds to the device area 400A. The second polysilicon film 104 is etched to reach the first thickness (H1) by using the patterned photoresist layer 412 as a mask. Therefore, the first and second polysilicon films are formed.
In another exemplary embodiment, as shown in FIGS. 6A to AB, the step of forming the first and second polysilicon films includes forming a [0037] polysilicon film 414 of a third thickness (H3) on the entire substrate 102 to cover the device area 400A and the ESD protection circuit area 400B. Then, a patterned photoresist layer 416 is formed on the polysilicon film 414 to expose a portion of the polysilicon film 414, which corresponds to the device area 400A, as shown in FIG. 6A. The polysilicon film 414 is etched to expose a portion of the substrate 102 by using the patterned photoresist layer 416 as a mask. Then, the patterned photoresist layer 416 is removed, as shown in FIG. 6B. The first polysilicon film 404 is deposited on the substrate 102. It is noted that the second thickness (H2) equals the third thickness (H3) plus said first thickness (H1), as shown in FIG. 6C. According to different design needs, the method may further include a step of defining active areas to accomplish the structure shown in FIG. 4.
The method further includes steps of forming diodes or MOS transistors, which is compatible with current process flow of forming thin-film transistors. As shown in FIG. 3A, the method further includes forming first source/[0038] drain regions 406 of electronic device 402. The source/drain regions 406 are separated by a fist channel 404A in the first polysilicon film 404. When the ESD protection device is a MOS transistor 100, the method further includes a step of forming second source/drain regions 106 separated by a second channel 104A in the second polysilicon film 104. Therefore, the thicker polysilicon film 104 can sustain higher power heat to prevent the ESD protection device 100 from damage.
Alternatively, the method further includes forming n-type and p-type doped [0039] regions 202 and 204, so as to form the ESD protection device 200 (PN diode as shown in FIG. 3B). Moreover, the method further includes forming an intrinsic region 302 between the n-type doped region 202 and the p-type doped region 204 in the second polysilicon film 104 to form a PIN diode 300 as the ESD protection device.
It is noted that the [0040] polysilicon film 104, 404, or 414 can be formed by conventional technologies including deposition, photolithography, etch, and the like. Similarly, the source/drain regions (106 and 406) or the n/p type doped regions (202 and 204) can be formed by conventional technologies such as diffusion or ion implant processes, which are not elaborated.
Although specific embodiments have been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from what is intended to be limited solely by the appended claims. [0041]

Claims

What is claimed is:

1. An electrostatic discharge (ESD) protection device in an ESD protection circuit to protect an electronic apparatus, comprising:

a substrate;

a polysilicon film of a thickness in a range of about 100 to 500 nanometers formed on said substrate; and

source/drain regions separated by a channel formed in said polysilicon film.

2. The ESD protection device according to claim 1, wherein said substrate is selected from a group consisting of a glass substrate, a quartz substrate, and a combination thereof.

3. The ESD protection device according to claim 1 further comprising a gate dielectric layer and a gate electrode, wherein said ESD protection device is arranged in an I/O pad of said electronic apparatus.

4. An ESD protection device in an ESD protection circuit to protect an electronic apparatus, comprising:

a substrate;

a polysilicon film of a thickness in a range of about 100 to 500 nanometers formed on said substrate;

an n-type doped region formed in said polysilicon film; and

a p-type doped region formed in said polysilicon film.

5. The ESD protection device according to claim 4, wherein said n-type doped region is adjacent to said p-type doped region to form a PN diode.

6. The ESD protection device according to claim 4 further comprising an intrinsic region between said n-type doped region and said p-type doped region to form a PIN diode.

7. The ESD protection device according to claim 4, wherein said substrate is selected from a group consisting of a glass substrate, a quartz substrate, and a combination thereof.

8. The ESD protection device according to claim 4, wherein said ESD protection device is arranged in an I/O pad of said electronic apparatus.

9. An electronic apparatus having an ESD protection device with thicker polysilicon film, comprising:

a substrate having a device area and an ESD protection circuit area;

a first polysilicon film of a first thickness formed on said device area, so as to form an electronic device; and

a second polysilicon film of a second thickness formed on said ESD protection circuit area, so as to form said ESD protection device, wherein said second thickness is larger than said first thickness.

10. The electronic apparatus according to claim 9, wherein said electronic device comprises first source/drain regions separated by a first channel formed in said first polysilicon film.

11. The electronic apparatus according to claim 10, wherein said ESD protection device comprises second source/drain regions separated by a second channel formed in said second polysilicon film.

12. The electronic apparatus according to claim 10 further comprising an n-type doped region and a p-type doped region in said second polysilicon film to form a PN diode.

13. The electronic apparatus according to claim 12 further comprising an intrinsic region between said n-type doped region and said p-type doped region in said second polysilicon film to form a PIN diode.

14. The electronic apparatus according to claim 9, wherein said second thickness is in a range of about 100 to 500 nanometers.

15. A method for forming an ESD protection device in an ESD protection circuit, comprising:

providing a substrate having a device area and an ESD protection circuit area;

forming a first polysilicon film of a first thickness on said device area of said substrate, so as to form an electronic device; and

forming a second polysilicon film of a second thickness on said ESD protection circuit area of said substrate, so as to form said ESD protection device, wherein said second thickness is larger than said first thickness.

16. The method according to claim 15, wherein said step of forming said first and second polysilicon films comprises:

forming said second polysilicon film on said substrate to cover said device area and said ESD protection circuit area;

forming a patterned photoresist layer on said second polysilicon film to expose a portion of said second polysilicon film corresponding to said device area; and

etching said second polysilicon film to reach said first thickness by using said patterned photoresist layer as a mask.

17. The method according to claim 15, wherein said step of forming said first and second polysilicon films comprises:

forming a polysilicon film of a third thickness on said substrate to cover said device area and said ESD protection circuit area;

forming a patterned photoresist layer on said polysilicon film to expose a portion of said polysilicon film corresponding to said device area;

etching said polysilicon film to expose said substrate by using said patterned photoresist layer as a mask;

removing said patterned photoresist layer; and

depositing said first polysilicon film on said substrate, wherein said second thickness equals said third thickness plus said first thickness.

18. The method according to claim 15 further comprising forming first source/drain regions separated by a fist channel in said first polysilicon film.

19. The method according to claim 18 further comprising forming second source/drain regions separated by a second channel in said second polysilicon film.

20. The method according to claim 18 further comprising forming an n-type doped region and a p-type doped region in said second polysilicon film to form a PN diode.

21. The method according to claim 20 further comprising forming an intrinsic region between said n-type doped region and said p-type doped region in said second polysilicon film to form a PIN diode.

22. The method according to claim 15, wherein said second thickness is in a range of about 100 to 500 nanometers.