US20040212443A1 - Method and apparatus for controlling a voltage controlled oscillator - Google Patents
Method and apparatus for controlling a voltage controlled oscillator Download PDFInfo
- Publication number
- US20040212443A1 US20040212443A1 US10/420,664 US42066403A US2004212443A1 US 20040212443 A1 US20040212443 A1 US 20040212443A1 US 42066403 A US42066403 A US 42066403A US 2004212443 A1 US2004212443 A1 US 2004212443A1
- Authority
- US
- United States
- Prior art keywords
- vco
- signal
- rate
- mode
- gain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 17
- 230000008859 change Effects 0.000 claims abstract description 23
- 230000004044 response Effects 0.000 claims abstract description 8
- 238000004891 communication Methods 0.000 claims description 16
- 230000001276 controlling effect Effects 0.000 claims description 13
- 230000000295 complement effect Effects 0.000 claims description 5
- 230000001105 regulatory effect Effects 0.000 claims description 5
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- 230000010355 oscillation Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 8
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1206—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification
- H03B5/1212—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair
- H03B5/1215—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair the current source or degeneration circuit being in common to both transistors of the pair, e.g. a cross-coupled long-tailed pair
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1228—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device the amplifier comprising one or more field effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
- H03B5/1243—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising voltage variable capacitance diodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/1271—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the frequency being controlled by a control current, i.e. current controlled oscillators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/1275—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency
- H03B5/1278—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency the parameter being an amplitude of a signal, e.g. maintaining a constant output amplitude over the frequency range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/1275—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency
- H03B5/1281—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency the parameter being the amount of feedback
Definitions
- This invention relates in general to wireless communication systems and equipment, and more specifically to a method and apparatus for controlling a voltage controlled oscillator for use therein.
- VCO voltage controlled oscillator
- requirements include, for example, low phase noise in order to satisfy sideband noise requirements, and fast start-up of the VCO when leaving a battery-saving mode as well as when switching to a different frequency band, in order to avoid delaying the start of a communication.
- VCOs operating in open loop
- guaranteeing startup has implied using a high gain in the VCO amplifier.
- This high gain in the VCO amplifier in turn has produced a large output swing. Although a large output swing may satisfy the phase noise specifications, it results in wasted power, which is unacceptable for portable communications equipment.
- a low-gain in the VCO amplifier implies better spectral purity (and fewer harmonics) since the VCO amplifier does not saturate or “clip” the output signal.
- start-up may not be guaranteed.
- a trade-off or compromise has had to be made between the start-up requirement and the phase noise (or output amplitude).
- Some prior-art VCOs have used a “medium” gain, e.g., a small-signal total loop gain of two or three, as a compromise. Unfortunately, the compromise has not produced very satisfactory results in terms of either start-up speed or phase noise.
- FIG. 1 is an electrical block diagram of a prior-art voltage controlled oscillator and frequency-locking elements.
- FIG. 2 is a graph depicting phase noise versus gain of a voltage controlled oscillator.
- FIG. 3 is an electrical block diagram of an exemplary amplitude-regulated voltage controlled oscillator.
- FIG. 4 is a flow diagram depicting operation of the amplitude-regulated voltage controlled oscillator.
- FIG. 5 is an exemplary schematic diagram of the amplitude-regulated voltage controlled oscillator.
- the present disclosure concerns communications systems that utilize transceivers to provide service for communications units or more specifically a user thereof operating therein. More particularly, various inventive concepts and principles embodied as a method and apparatus for controlling a voltage controlled oscillator for use in equipment with such communications systems will be discussed and disclosed.
- the communications systems of particular interest are those being deployed and developed such as the Global System for Mobile Communications (GSM), Wideband Code Division Multiple Access, (W-CDMA), Third-Generation, (3G) systems, such as Universal Mobile Telecommunications Services (UMTS) systems, and evolutions thereof, although the concepts and principles have application in other systems and devices, as well.
- GSM Global System for Mobile Communications
- W-CDMA Wideband Code Division Multiple Access
- 3G Third-Generation
- UMTS Universal Mobile Telecommunications Services
- DSPs digital signal processors
- ICs integrated circuits
- CMOS complementary metal-oxide-semiconductor
- FIG. 1 an electrical block diagram 100 of a prior-art voltage controlled oscillator (VCO) 108 and frequency-locking elements 114 is depicted.
- the VCO 108 comprises a tank circuit 110 coupled to a fixed gain cell 112 .
- the tank circuit 110 comprises a frequency adjust input 116 for adjusting the frequency of the VCO 108 .
- the frequency-locking elements 114 comprise a reference frequency generator 102 coupled to a phase detector 104 .
- the phase detector 104 is also coupled to an output 118 of the VCO 108 for comparing the phase of the VCO 108 with that of the reference frequency generator 102 to generate an error signal.
- the frequency-locking elements 114 further comprise a low-pass filter 106 coupled to the phase detector 104 for filtering the error signal.
- the low-pass filter 106 is coupled to the frequency adjust input 116 for adjusting the VCO frequency in accordance with the filtered error signal.
- the VCO has a gain setting that causes the output amplitude to grow until the VCO self-limits when the output amplitude reaches a clipping point of the VCO. However this is not the optimum gain setting for the VCO amplifier to achieve minimum phase noise.
- FIG. 2 is a graph 200 including a curve 202 depicting phase noise versus gain of a voltage controlled oscillator.
- the curve indicates that as the gain of the VCO increases from zero, the phase noise decreases to a minimum 204 at an optimum gain 206 and then increases with a larger gain. Thus, for minimum phase noise, it is desirable to operate the VCO at the optimum gain 206 . Unfortunately, fixing the gain at the optimum gain 206 will result in a slower-than-desired start-up speed (since a larger gain is required for a faster start-up). Thus, an additional technique is provided in accordance with the present invention to correct the start-up speed, as discussed herein below.
- FIG. 3 is an electrical block diagram of an exemplary amplitude-regulated voltage controlled oscillator (ARVCO) 300 .
- the ARVCO 300 comprises a VCO 302 preferably including an adjustable tank circuit 322 , e.g., an inductor coupled to a varactor, and a variable gain cell 304 , e.g., a conventional negative transconductance cell having an adjustable bias current for controlling the gain through a gain adjust input 326 .
- the VCO output 328 is coupled to conventional frequency locking elements 114 for locking the frequency, and the frequency locking elements 114 are coupled to a frequency adjust input 324 of the VCO 302 .
- the VCO output 328 is coupled to a rectifier 306 for rectifying the output signal of the VCO 302 to produce an envelope signal proportional to an amplitude of the output signal at a rectifier output 312 .
- the rectifier output 312 is coupled to an integrator 308 for integrating the envelope signal to produce a comparison signal at an integrator output 314 .
- the integrator 308 includes a speed-up input 318 for receiving a control signal, preferably from a processor 320 that controls the wireless device in which the ARVCO 300 is used.
- the integrator 308 and the processor 320 cooperate such that, in response to a change in the envelope signal, during a first mode of operation, such as a start-up of the VCO 302 , the comparison signal is allowed to change at a first rate, and, after the first mode or first operating mode or start-up has completed, eg during a second mode of operation, the comparison signal is allowed to change at a second rate different from the first rate. More specifically, the first rate is set to facilitate the start-up of the VCO 302 .
- the integrator 308 comprises a conventional resistor-capacitor filter and a conventional switch arranged to remove the capacitor temporarily from the circuit (leaving only the parasitic capacitance at the node from which the capacitor is removed) when the control signal from the processor 320 indicates that the VCO is starting up or making a large change in frequency.
- the removal of the capacitor allows the comparison signal to change rapidly (e.g., an integrator time constant of 1.0 ns) to increase the gain of the VCO 302 during start-up.
- the second rate is preferably set through well-known techniques to be substantially lower (e.g., an integrator time constant of 12 ns) than the first rate to permit the VCO 302 to settle with low ripple in the comparison signal at the integrator output 314 , into an optimum gain for reducing the phase noise.
- an integrator time constant of 12 ns
- many other techniques such as relative impedance or resistance changes impacting circuit time constants, can be utilized to temporarily quicken the response speed of the integrator 308 when needed in accordance with the present invention.
- the ARVCO 300 further comprises a comparator 310 coupled to the integrator output 314 for comparing the comparison signal with a reference signal 316 , e.g., a reference voltage, to produce a bias signal, which is applied at the gain adjust input 326 of the variable gain cell 304 of the VCO 302 for controlling the gain of the VCO 302 .
- a reference signal 316 e.g., a reference voltage
- the reference voltage and other gain constants of the ARVCO 300 are adjusted and arranged such that when the VCO 302 reaches a steady-state operation, the VCO 302 operates near or within +/ — 30% of the optimum gain 206 for reducing the phase noise.
- CMOS complementary metal oxide semiconductor
- FIG. 4 is a flow diagram 400 depicting operation of the ARVCO 300 .
- the flow begins when the rectifier 306 rectifies 402 the output signal of the VCO 302 to produce an envelope signal proportional to an amplitude of the output signal.
- the integrator 308 then integrates 404 the envelope signal to produce a comparison signal, such that, in response to a change in the envelope signal, during a first operating mode, such as a start-up of the VCO 302 , the comparison signal is allowed to change at a first rate, and, after the first mode or start-up has completed and during a second mode of operation, such as steady state operation, the comparison signal is allowed to change at a second rate different from the first rate.
- the comparator 310 compares 406 the comparison signal with the reference signal 316 to produce a bias signal, which controls 408 the gain of the VCO 302 .
- the first rate is set to facilitate the start-up of the VCO 302 .
- the second rate is set substantially lower than the first rate to permit the VCO to settle with low ripple into a gain approaching the optimum gain 206 for reducing the phase noise of the VCO 302 .
- the gain parameters of the VCO 302 are set such that when the VCO reaches a steady-state operation, the VCO operates near the gain that approaches the optimum gain 206 for reducing the phase noise.
- FIG. 5 is an exemplary schematic diagram 500 of the ARVCO 300 .
- the diagram 500 shows that a simplified version (the frequency-locking elements 114 have been omitted) of the tank circuit 322 comprises an inductor 504 and a variable capacitor 506 (varactor) coupled in parallel between first and second nodes 544 , 546 .
- a first resistor 502 representing the inherent resistance of the inductor 504 is also shown coupled between the first and second nodes 544 , 546 .
- the inductor 504 is a two turn center tapped octagonal inductor where the center tap of the inductor 504 is coupled to a supply voltage node 512 .
- the variable gain cell 304 comprises a conventional negative transconductance cell 508 , including first and second cross-coupled NMOS transistors 550 , 548 having their drains coupled, respectively, to the first and second nodes 544 , 546 .
- the output signal ( 328 in FIG. 3) of the VCO is a differential output signal taken across the nodes 544 , 546 . If a single ended output signal is required either of the nodes may be utilized to provide an output signal.
- the gate of the first transistor 550 is coupled to the second node 546
- the gate of the second transistor 548 is coupled to the first node 544 .
- the sources of the first and second transistors 550 and 548 are coupled to the drain of a third NMOS transistor 510 , whose source is coupled to circuit ground and whose gate is the gain adjust input 326 of the VCO 302 .
- the rectifier 306 comprises a first capacitor 514 coupled between the first node 544 and the gate of a fourth NMOS transistor 520 .
- a second resistor 518 is coupled between the gate of the fourth transistor 520 and the supply voltage node 512 .
- the drain of the fourth transistor 520 is also coupled to the supply voltage node 512 .
- the source of the fourth transistor 520 is coupled to a third node 522 .
- a second capacitor 516 is coupled between the second node 546 and the gate of a fifth NMOS transistor 526 .
- a third resistor 524 is coupled between the supply voltage node 512 and the gate of the fifth transistor 526 .
- the drain of the fifth transistor 526 is coupled to the supply voltage node 512 , and the source of the fifth transistor 526 is coupled to the third node 522 .
- the integrator 308 comprises a fourth resistor 528 coupled between the third node 522 and a fourth node 530 .
- a fifth resistor 532 is coupled between the fourth node 530 and circuit ground.
- a third capacitor 534 is coupled between the fourth node 530 and the drain of a sixth NMOS transistor 536 , whose source is coupled to circuit ground.
- the gate of the sixth transistor 536 is the speed-up input 318 of the integrator 308 .
- the comparator 310 comprises a seventh transistor 538 , this one of PMOS type.
- the source of the seventh transistor 538 is coupled to the supply voltage node 512 , which serves as the reference signal 316 .
- the gate of the seventh transistor 538 is coupled to the fourth node 530 , and its drain is coupled to a fifth node 540 .
- the drain of an eighth transistor 542 of NMOS type is also coupled to the fifth node 540 .
- the gate of the eighth transistor 542 is coupled to fifth node 540 , as well, and is further coupled to the gain adjust input 326 of the variable-gain cell 304 .
- the source of the eighth transistor 542 is coupled to circuit ground.
- the supply voltage node 512 is preferably coupled to a positive supply voltage.
- NMOS and PMOS types of transistors can each be switched to the opposite type and the supply voltage node 512 coupled to a negative supply voltage to build a complementary parallel of the circuit depicted in the diagram 500 .
- the simple design and low component count of the ARVCO 300 as depicted in the diagram 500 advantageously permits the ARVCO 300 to be fabricated in its entirety as a CMOS integrated circuit capable of operation at four GHz from a supply voltage as low as 1.25 volts, thereby making it ideal for today's high speed portable wireless communication devices.
- the present invention provides a method and apparatus for controlling a VCO that decouples the relationship between guaranteed start-up and phase noise, and achieves reduced phase noise and a fast start-up, independently.
- the method and apparatus advantageously consumes little power and can operate at frequencies heretofore unattainable in a VCO using CMOS technology.
Landscapes
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- This invention relates in general to wireless communication systems and equipment, and more specifically to a method and apparatus for controlling a voltage controlled oscillator for use therein.
- It is desirable for a voltage controlled oscillator (VCO) used in a portable communication device to meet various conflicting requirements. Such requirements include, for example, low phase noise in order to satisfy sideband noise requirements, and fast start-up of the VCO when leaving a battery-saving mode as well as when switching to a different frequency band, in order to avoid delaying the start of a communication. In prior-art VCOs operating in open loop, guaranteeing startup has implied using a high gain in the VCO amplifier. This high gain in the VCO amplifier in turn has produced a large output swing. Although a large output swing may satisfy the phase noise specifications, it results in wasted power, which is unacceptable for portable communications equipment. A low-gain in the VCO amplifier implies better spectral purity (and fewer harmonics) since the VCO amplifier does not saturate or “clip” the output signal. However, with low gain, start-up may not be guaranteed. Thus, a trade-off or compromise has had to be made between the start-up requirement and the phase noise (or output amplitude). Some prior-art VCOs have used a “medium” gain, e.g., a small-signal total loop gain of two or three, as a compromise. Unfortunately, the compromise has not produced very satisfactory results in terms of either start-up speed or phase noise.
- Thus, what is needed is a method and apparatus for controlling a VCO that decouples the relationship between guaranteed start-up and phase noise, and achieves reduced phase noise and a fast start-up, independently. The method and apparatus preferably will lend itself to fabrication as a low-power CMOS integrated circuit.
- The accompanying figures, where like reference numerals refer to identical or functionally similar elements throughout the separate views and which together with the detailed description below are incorporated in and form part of the specification, serve to further illustrate various embodiments and to explain various principles and advantages all in accordance with the present invention.
- FIG. 1 is an electrical block diagram of a prior-art voltage controlled oscillator and frequency-locking elements.
- FIG. 2 is a graph depicting phase noise versus gain of a voltage controlled oscillator.
- FIG. 3 is an electrical block diagram of an exemplary amplitude-regulated voltage controlled oscillator.
- FIG. 4 is a flow diagram depicting operation of the amplitude-regulated voltage controlled oscillator.
- FIG. 5 is an exemplary schematic diagram of the amplitude-regulated voltage controlled oscillator.
- In overview, the present disclosure concerns communications systems that utilize transceivers to provide service for communications units or more specifically a user thereof operating therein. More particularly, various inventive concepts and principles embodied as a method and apparatus for controlling a voltage controlled oscillator for use in equipment with such communications systems will be discussed and disclosed. The communications systems of particular interest are those being deployed and developed such as the Global System for Mobile Communications (GSM), Wideband Code Division Multiple Access, (W-CDMA), Third-Generation, (3G) systems, such as Universal Mobile Telecommunications Services (UMTS) systems, and evolutions thereof, although the concepts and principles have application in other systems and devices, as well.
- The instant disclosure is provided to further explain in an enabling fashion the best modes of making and using various embodiments in accordance with the present invention. The disclosure is further offered to enhance an understanding and appreciation for the inventive principles and advantages thereof, rather than to limit in any manner the invention. The invention is defined solely by the appended claims including any amendments made during the pendency of this application and all equivalents of those claims as issued.
- It is further understood that the use of relational terms, if any, such as first and second, top and bottom, and the like are used solely to distinguish one from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions.
- Much of the inventive functionality and many of the inventive principles are best implemented with or in one or more conventional digital signal processors (DSPs), or with integrated circuits (ICs) such as custom or application specific CMOS ICs. It is expected that one of ordinary skill, notwithstanding possibly significant effort and many design choices motivated by, for example, available time, current technology, and economic considerations, when guided by the teachings, concepts and principles disclosed herein will be readily capable of programming such DSPs, or generating such ICs with minimal experimentation. Therefore, in the interest of brevity and minimization of any risk of obscuring the principles and concepts according to the present invention, further discussion of such DSPs and ICs, if any, will be limited to the essentials with respect to the principles and concepts employed by the preferred embodiments.
- Referring to FIG. 1, an electrical block diagram100 of a prior-art voltage controlled oscillator (VCO) 108 and frequency-
locking elements 114 is depicted. TheVCO 108 comprises atank circuit 110 coupled to afixed gain cell 112. Thetank circuit 110 comprises a frequency adjustinput 116 for adjusting the frequency of theVCO 108. The frequency-locking elements 114 comprise areference frequency generator 102 coupled to aphase detector 104. Thephase detector 104 is also coupled to anoutput 118 of theVCO 108 for comparing the phase of theVCO 108 with that of thereference frequency generator 102 to generate an error signal. The frequency-locking elements 114 further comprise a low-pass filter 106 coupled to thephase detector 104 for filtering the error signal. The low-pass filter 106 is coupled to the frequency adjustinput 116 for adjusting the VCO frequency in accordance with the filtered error signal. In operation, the VCO has a gain setting that causes the output amplitude to grow until the VCO self-limits when the output amplitude reaches a clipping point of the VCO. However this is not the optimum gain setting for the VCO amplifier to achieve minimum phase noise. - FIG. 2 is a
graph 200 including acurve 202 depicting phase noise versus gain of a voltage controlled oscillator. The curve indicates that as the gain of the VCO increases from zero, the phase noise decreases to aminimum 204 at anoptimum gain 206 and then increases with a larger gain. Thus, for minimum phase noise, it is desirable to operate the VCO at theoptimum gain 206. Unfortunately, fixing the gain at theoptimum gain 206 will result in a slower-than-desired start-up speed (since a larger gain is required for a faster start-up). Thus, an additional technique is provided in accordance with the present invention to correct the start-up speed, as discussed herein below. - FIG. 3 is an electrical block diagram of an exemplary amplitude-regulated voltage controlled oscillator (ARVCO)300. The ARVCO 300 comprises a
VCO 302 preferably including anadjustable tank circuit 322, e.g., an inductor coupled to a varactor, and avariable gain cell 304, e.g., a conventional negative transconductance cell having an adjustable bias current for controlling the gain through a gain adjustinput 326. TheVCO output 328 is coupled to conventionalfrequency locking elements 114 for locking the frequency, and thefrequency locking elements 114 are coupled to a frequency adjustinput 324 of theVCO 302. - In addition, the
VCO output 328 is coupled to arectifier 306 for rectifying the output signal of theVCO 302 to produce an envelope signal proportional to an amplitude of the output signal at arectifier output 312. Therectifier output 312 is coupled to anintegrator 308 for integrating the envelope signal to produce a comparison signal at anintegrator output 314. Theintegrator 308 includes a speed-up input 318 for receiving a control signal, preferably from aprocessor 320 that controls the wireless device in which the ARVCO 300 is used. Theintegrator 308 and theprocessor 320 cooperate such that, in response to a change in the envelope signal, during a first mode of operation, such as a start-up of theVCO 302, the comparison signal is allowed to change at a first rate, and, after the first mode or first operating mode or start-up has completed, eg during a second mode of operation, the comparison signal is allowed to change at a second rate different from the first rate. More specifically, the first rate is set to facilitate the start-up of the VCO 302. Preferably, theintegrator 308 comprises a conventional resistor-capacitor filter and a conventional switch arranged to remove the capacitor temporarily from the circuit (leaving only the parasitic capacitance at the node from which the capacitor is removed) when the control signal from theprocessor 320 indicates that the VCO is starting up or making a large change in frequency. The removal of the capacitor allows the comparison signal to change rapidly (e.g., an integrator time constant of 1.0 ns) to increase the gain of theVCO 302 during start-up. The second rate is preferably set through well-known techniques to be substantially lower (e.g., an integrator time constant of 12 ns) than the first rate to permit theVCO 302 to settle with low ripple in the comparison signal at theintegrator output 314, into an optimum gain for reducing the phase noise. It will be appreciated that, alternatively, many other techniques, such as relative impedance or resistance changes impacting circuit time constants, can be utilized to temporarily quicken the response speed of theintegrator 308 when needed in accordance with the present invention. - The ARVCO300 further comprises a
comparator 310 coupled to theintegrator output 314 for comparing the comparison signal with areference signal 316, e.g., a reference voltage, to produce a bias signal, which is applied at the gain adjustinput 326 of thevariable gain cell 304 of theVCO 302 for controlling the gain of theVCO 302. Preferably, the reference voltage and other gain constants of the ARVCO 300 are adjusted and arranged such that when theVCO 302 reaches a steady-state operation, theVCO 302 operates near or within +/—30% of theoptimum gain 206 for reducing the phase noise. It will be appreciated that, in one embodiment, all or a portion of the ARVCO 300 can be fabricated as a complementary metal oxide semiconductor (CMOS) integrated circuit in accordance with known high frequency processes. Advantageously, simulations and actual measurements have demonstrated that the CMOS integrated circuit embodiment of the ARVCO 300 can be scaled to operate at a frequency of four GHz, and from a supply voltage as low as 1.5 volts, as required for some wireless applications. - FIG. 4 is a flow diagram400 depicting operation of the ARVCO 300. The flow begins when the
rectifier 306 rectifies 402 the output signal of theVCO 302 to produce an envelope signal proportional to an amplitude of the output signal. Theintegrator 308 then integrates 404 the envelope signal to produce a comparison signal, such that, in response to a change in the envelope signal, during a first operating mode, such as a start-up of theVCO 302, the comparison signal is allowed to change at a first rate, and, after the first mode or start-up has completed and during a second mode of operation, such as steady state operation, the comparison signal is allowed to change at a second rate different from the first rate. Thecomparator 310 then compares 406 the comparison signal with thereference signal 316 to produce a bias signal, which controls 408 the gain of theVCO 302. The first rate is set to facilitate the start-up of theVCO 302. The second rate is set substantially lower than the first rate to permit the VCO to settle with low ripple into a gain approaching theoptimum gain 206 for reducing the phase noise of theVCO 302. The gain parameters of theVCO 302 are set such that when the VCO reaches a steady-state operation, the VCO operates near the gain that approaches theoptimum gain 206 for reducing the phase noise. - FIG. 5 is an exemplary schematic diagram500 of the
ARVCO 300. The diagram 500 shows that a simplified version (the frequency-lockingelements 114 have been omitted) of thetank circuit 322 comprises aninductor 504 and a variable capacitor 506 (varactor) coupled in parallel between first andsecond nodes first resistor 502, representing the inherent resistance of theinductor 504 is also shown coupled between the first andsecond nodes inductor 504 is a two turn center tapped octagonal inductor where the center tap of theinductor 504 is coupled to asupply voltage node 512. Thevariable gain cell 304 comprises a conventionalnegative transconductance cell 508, including first and secondcross-coupled NMOS transistors second nodes nodes first transistor 550 is coupled to thesecond node 546, and the gate of thesecond transistor 548 is coupled to thefirst node 544. The sources of the first andsecond transistors third NMOS transistor 510, whose source is coupled to circuit ground and whose gate is the gain adjustinput 326 of theVCO 302. - The
rectifier 306 comprises afirst capacitor 514 coupled between thefirst node 544 and the gate of afourth NMOS transistor 520. Asecond resistor 518 is coupled between the gate of thefourth transistor 520 and thesupply voltage node 512. The drain of thefourth transistor 520 is also coupled to thesupply voltage node 512. The source of thefourth transistor 520 is coupled to athird node 522. Asecond capacitor 516 is coupled between thesecond node 546 and the gate of afifth NMOS transistor 526. Athird resistor 524 is coupled between thesupply voltage node 512 and the gate of thefifth transistor 526. The drain of thefifth transistor 526 is coupled to thesupply voltage node 512, and the source of thefifth transistor 526 is coupled to thethird node 522. - The
integrator 308 comprises afourth resistor 528 coupled between thethird node 522 and afourth node 530. Afifth resistor 532 is coupled between thefourth node 530 and circuit ground. Athird capacitor 534 is coupled between thefourth node 530 and the drain of asixth NMOS transistor 536, whose source is coupled to circuit ground. The gate of thesixth transistor 536 is the speed-upinput 318 of theintegrator 308. - The
comparator 310 comprises aseventh transistor 538, this one of PMOS type. The source of theseventh transistor 538 is coupled to thesupply voltage node 512, which serves as thereference signal 316. The gate of theseventh transistor 538 is coupled to thefourth node 530, and its drain is coupled to afifth node 540. The drain of an eighth transistor 542 of NMOS type is also coupled to thefifth node 540. The gate of the eighth transistor 542 is coupled tofifth node 540, as well, and is further coupled to the gain adjustinput 326 of the variable-gain cell 304. The source of the eighth transistor 542 is coupled to circuit ground. Thesupply voltage node 512 is preferably coupled to a positive supply voltage. It will be appreciated by one of ordinary skill in the art that, alternatively, the NMOS and PMOS types of transistors can each be switched to the opposite type and thesupply voltage node 512 coupled to a negative supply voltage to build a complementary parallel of the circuit depicted in the diagram 500. - The simple design and low component count of the
ARVCO 300 as depicted in the diagram 500 advantageously permits theARVCO 300 to be fabricated in its entirety as a CMOS integrated circuit capable of operation at four GHz from a supply voltage as low as 1.25 volts, thereby making it ideal for today's high speed portable wireless communication devices. - Thus, it should be clear from the preceding disclosure that the present invention provides a method and apparatus for controlling a VCO that decouples the relationship between guaranteed start-up and phase noise, and achieves reduced phase noise and a fast start-up, independently. The method and apparatus advantageously consumes little power and can operate at frequencies heretofore unattainable in a VCO using CMOS technology.
- This disclosure is intended to explain how to fashion and use various embodiments in accordance with the invention rather than to limit the true, intended, and fair scope and spirit thereof. The foregoing description is not intended to be exhaustive or to limit the invention to the precise form disclosed. Modifications or variations are possible in light of the above teachings. The embodiments were chosen and described to provide the best illustration of the principles of the invention and its practical application, and to enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims, as may be amended during the pendency of this application for patent, and all equivalents thereof, when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/420,664 US6812802B1 (en) | 2003-04-22 | 2003-04-22 | Method and apparatus for controlling a voltage controlled oscillator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/420,664 US6812802B1 (en) | 2003-04-22 | 2003-04-22 | Method and apparatus for controlling a voltage controlled oscillator |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040212443A1 true US20040212443A1 (en) | 2004-10-28 |
US6812802B1 US6812802B1 (en) | 2004-11-02 |
Family
ID=33298539
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/420,664 Expired - Lifetime US6812802B1 (en) | 2003-04-22 | 2003-04-22 | Method and apparatus for controlling a voltage controlled oscillator |
Country Status (1)
Country | Link |
---|---|
US (1) | US6812802B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070013456A1 (en) * | 2005-07-12 | 2007-01-18 | Samsung Electro-Mechanics Co., Ltd. | Voltage controlled oscillator having automatic amplitude control function |
US20110210799A1 (en) * | 2007-04-26 | 2011-09-01 | Mediatek Inc. | Frequency Synthesizer |
EP2693642A1 (en) * | 2012-07-31 | 2014-02-05 | Toumaz Microsystems Limited | Method & apparatus for controlling gain in a voltage controlled oscillator |
US20140207252A1 (en) * | 2004-06-28 | 2014-07-24 | Alfred E. Mann Foundation For Scientific Research | Neural prosthetic with touch-like sensing |
US9099956B2 (en) | 2011-04-26 | 2015-08-04 | King Abdulaziz City For Science And Technology | Injection locking based power amplifier |
US20220131499A1 (en) * | 2020-10-23 | 2022-04-28 | Infineon Technologies Ag | Oscillator circuit with negative resistance margin testing |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7035608B2 (en) * | 2001-03-16 | 2006-04-25 | Aura Communications Technology, Inc. | Methods and apparatus for tuning in an inductive system |
US7126435B2 (en) * | 2003-09-23 | 2006-10-24 | Rambus Inc. | Voltage controlled oscillator amplitude control circuit |
US7187245B1 (en) * | 2003-09-25 | 2007-03-06 | Cypress Semiconductor Corporation | Amplitude control for crystal oscillator |
US7002393B2 (en) * | 2004-03-19 | 2006-02-21 | Mediatek Inc. | Switched capacitor circuit capable of minimizing clock feedthrough effect and having low phase noise and method thereof |
US7061337B2 (en) * | 2004-07-14 | 2006-06-13 | Infineon Technologies Ag | Amplitude control circuit |
EP1920537B1 (en) * | 2005-08-11 | 2015-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Voltage controlled oscillator and phase-locked loop |
US8035455B1 (en) | 2005-12-21 | 2011-10-11 | Cypress Semiconductor Corporation | Oscillator amplitude control network |
KR101208565B1 (en) * | 2006-07-04 | 2012-12-06 | 삼성전자주식회사 | Voltage controlled oscillator capable of reducing phase noise and jitter with high startup gain and method thereof |
US7265527B1 (en) * | 2006-10-12 | 2007-09-04 | Micrel, Inc. | Direct current multiplier |
KR100835979B1 (en) * | 2007-04-30 | 2008-06-09 | 한국전자통신연구원 | Voltage controlled oscillator with the switching bias |
US7671690B2 (en) * | 2007-08-31 | 2010-03-02 | Agilent Technolgies, Inc. | Method and signal control system providing fast transitions in an oscillating signal |
CZ302141B6 (en) * | 2010-03-15 | 2010-11-10 | Ceské vysoké ucení technické v Praze Fakulta elektrotechnická | Tunable LC oscillator with constant amplitude |
TW201246786A (en) * | 2011-05-13 | 2012-11-16 | Realtek Semiconductor Corp | Switched capacitor circuit having switching loss compensation mechanism and compensation method thereof |
US9252717B2 (en) | 2014-06-04 | 2016-02-02 | Globalfoundries Inc. | Phase noise reduction in LC-VCO |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3815048A (en) * | 1973-06-15 | 1974-06-04 | Nasa | Lc-oscillator with automatic stabilized amplitude via bias current control |
US4968952A (en) * | 1989-06-02 | 1990-11-06 | Motorola, Inc. | Voltage control oscillator with automatic current control |
US5663690A (en) * | 1996-03-06 | 1997-09-02 | Motorola, Inc. | Constant high Q voltage controlled oscillator |
US6025757A (en) * | 1997-11-14 | 2000-02-15 | Nippon Precision Circuits Inc. | Piezoelectric oscillator circuit |
US6064277A (en) * | 1998-02-27 | 2000-05-16 | Analog Devices, Inc. | Automatic biasing scheme for reducing oscillator phase noise |
US6137375A (en) * | 1999-05-28 | 2000-10-24 | The Trustees Of Columbia University In The City Of New York | Loss control loop circuit for controlling the output voltage of a voltage-controlled oscillator |
US6680655B2 (en) * | 2001-08-01 | 2004-01-20 | Sige Semiconductor Inc. | Automatic gain control for a voltage controlled oscillator |
-
2003
- 2003-04-22 US US10/420,664 patent/US6812802B1/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3815048A (en) * | 1973-06-15 | 1974-06-04 | Nasa | Lc-oscillator with automatic stabilized amplitude via bias current control |
US4968952A (en) * | 1989-06-02 | 1990-11-06 | Motorola, Inc. | Voltage control oscillator with automatic current control |
US5663690A (en) * | 1996-03-06 | 1997-09-02 | Motorola, Inc. | Constant high Q voltage controlled oscillator |
US6025757A (en) * | 1997-11-14 | 2000-02-15 | Nippon Precision Circuits Inc. | Piezoelectric oscillator circuit |
US6064277A (en) * | 1998-02-27 | 2000-05-16 | Analog Devices, Inc. | Automatic biasing scheme for reducing oscillator phase noise |
US6137375A (en) * | 1999-05-28 | 2000-10-24 | The Trustees Of Columbia University In The City Of New York | Loss control loop circuit for controlling the output voltage of a voltage-controlled oscillator |
US6680655B2 (en) * | 2001-08-01 | 2004-01-20 | Sige Semiconductor Inc. | Automatic gain control for a voltage controlled oscillator |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140207252A1 (en) * | 2004-06-28 | 2014-07-24 | Alfred E. Mann Foundation For Scientific Research | Neural prosthetic with touch-like sensing |
US10369362B2 (en) * | 2004-06-28 | 2019-08-06 | The Alfred E. Mann Foundation For Scientific Research | Neural prosthetic with touch-like sensing |
US20070013456A1 (en) * | 2005-07-12 | 2007-01-18 | Samsung Electro-Mechanics Co., Ltd. | Voltage controlled oscillator having automatic amplitude control function |
GB2428313A (en) * | 2005-07-12 | 2007-01-24 | Samsung Electro Mech | Voltage controlled oscillator with automatic amplitude control |
US20110210799A1 (en) * | 2007-04-26 | 2011-09-01 | Mediatek Inc. | Frequency Synthesizer |
US9099956B2 (en) | 2011-04-26 | 2015-08-04 | King Abdulaziz City For Science And Technology | Injection locking based power amplifier |
EP2693642A1 (en) * | 2012-07-31 | 2014-02-05 | Toumaz Microsystems Limited | Method & apparatus for controlling gain in a voltage controlled oscillator |
US20220131499A1 (en) * | 2020-10-23 | 2022-04-28 | Infineon Technologies Ag | Oscillator circuit with negative resistance margin testing |
US11329608B1 (en) * | 2020-10-23 | 2022-05-10 | Infineon Technologies Ag | Oscillator circuit with negative resistance margin testing |
Also Published As
Publication number | Publication date |
---|---|
US6812802B1 (en) | 2004-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6812802B1 (en) | Method and apparatus for controlling a voltage controlled oscillator | |
US6278338B1 (en) | Crystal oscillator with peak detector amplitude control | |
RU2216098C2 (en) | Quartz-crystal controlled oscillator and method for generating oscillator output signal | |
US7212047B2 (en) | Semiconductor integrated circuit having built-in PLL circuit | |
US7940137B2 (en) | Systems and methods with reduced reference spurs using a crystal oscillator for broadband communications | |
EP1143606B1 (en) | Numerically controlled variable oscillator | |
US8710930B2 (en) | Differential ring oscillator and method for calibrating the differential ring oscillator | |
US7327195B2 (en) | PLL frequency synthesizer | |
JP2007531471A (en) | Temperature stabilized voltage controlled oscillator | |
CN109660253B (en) | Digital amplitude controlled voltage controlled oscillator | |
US20110215848A1 (en) | Frequency synthesizer | |
Li et al. | All-digital PLL for Bluetooth low energy using 32.768-kHz reference clock and≤ 0.45-V supply | |
CN209982465U (en) | Phase-locked loop and control circuit for phase-locked loop | |
CN210899136U (en) | Phase-locked loop circuit, chip, circuit board and electronic equipment | |
KR100821126B1 (en) | An apparatus having a variable capacitor circuit with a linear capacitance variation | |
US11374580B2 (en) | Charge pump phase locked loop with low controlled oscillator gain | |
US7126435B2 (en) | Voltage controlled oscillator amplitude control circuit | |
JP3748414B2 (en) | Phase-locked loop circuit | |
Yamagishi et al. | A 1-V 2.4-GHz PLL synthesizer with a fully differential prescaler and a low-off-leakage charge pump | |
US6825736B1 (en) | Method and apparatus for controlling a voltage controlled oscillator | |
JP2007228493A (en) | Semiconductor integrated circuit for communication | |
US7990225B1 (en) | Low-jitter phase-locked loop | |
US20090256643A1 (en) | Voltage controlled oscillator, and pll circuit and radio communication device each including the same | |
US9350363B2 (en) | Voltage controlled oscillator circuit and frequency synthesizer | |
US20050077970A1 (en) | Method and device for controlling an oscillator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GODAMBE, NIHAL;KEHLER, WALT;REEL/FRAME:013993/0995 Effective date: 20030422 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:026304/0200 Effective date: 20110411 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
FPAY | Fee payment |
Year of fee payment: 12 |