US20040051178A1 - Semiconductor recessed mask interconnect technology - Google Patents
Semiconductor recessed mask interconnect technology Download PDFInfo
- Publication number
- US20040051178A1 US20040051178A1 US10/661,328 US66132803A US2004051178A1 US 20040051178 A1 US20040051178 A1 US 20040051178A1 US 66132803 A US66132803 A US 66132803A US 2004051178 A1 US2004051178 A1 US 2004051178A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- silicon
- dielectric
- members
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates to the use of a recessed mask structure to prevent localized high electrical fields at intersections with resulting lower electrical breakdown, in very small dimension semiconductor devices such as would be encountered in high speed and high density integrated circuit applications and chip interconnect structures with fine metal features and low dielectric constant insulators.
- a metal plus low dielectric constant (low-k) interconnect structure is provided for a semiconductor device wherein adjacent regions in a surface separated by a dielectric have dimensions in width and spacing in the sub 250 nanometer range, and in which reduced lateral leakage current between adjacent metal lines, and a lower effective dielectric constant than a conventional structure, is achieved by the positioning of a differentiating or mask member that is applied for the protection of the dielectric in subsequent processing operations, at a position below a surface to be planarized, where there will be a lower electric field.
- the mask position is in the range of about 0.5 to 20 nanometers, with 5 nanometers being preferred, below the surface to be planarized, at a location where the surfaces of the regions separated by the dielectric are undisturbed and have complete integrity.
- the invention is particularly useful in the damascene type device structure in the art wherein adjacent conductors lined with an electrically conductive and diffusion barrier film are disposed in thin trenches in an intralevel dielectric material (ILD), connections are made to levels above and belowthrough metal filled vias is the ILD, masking is employed both to protect the dielectric material between conductors during processing operations, and to assist in patterning those trenches within the interlevel dielectric material.
- ILD intralevel dielectric material
- a dielectric cap is also usually applied over the surfaces of the metal lines and the masking layer, to further separate successive levels of metal wiring.
- FIGS. 1A and 1B are dimensionally correlated schematic depictions of a structure of sub 250 nanometer conductive regions at a planarized surface correlated with a graph indicating the locations of high electric field concentrations and illustrating uneven features of the conductive region walls and the present location in the art of masking of the dilectric between conductive regions.
- FIG. 2 is a schematic depiction of a prior art intersection of conductive members with a planarized surface such as in present in a standard dual damascene type coplaner mask layer and metal such as copper surface.
- FIGS. 3 and 4 are depictions of structures in the invention wherein the intralevel dielectric is positioned below and away from the high electric field locations
- FIG. 5 is a graph of capacitance vs thickness of mask positioned in accordance with the invention illustrating an overall lower capacitance of the inventive structure.
- FIG. 1A in the interlevel dielectric member 1 there are illustrated, as an example two essentially parallel conductive regions 2 and 3 .
- a problem is encountered when there is a facetted region 4 where the elements 2 and 3 intersect with the surface 5 which produces pointed locations 6 - 9 , at which field lines are concentrated thereby producing a high electric field which in turn can cause an electrical breakdown at the pointed region and possibly through any diffusion barrier, which may be a conductive diffusion barrier liner 10 .
- the liner 10 which is usually of tantalum, titanium, tin, or nitrides thereof, routinely serves as a diffusion barrier to any migration.
- the liner 10 may be damaged, thinned or removed in the pointed locations 6 - 9 during processing.
- the metal conductor, such as copper, may then migrate onto the surface 5 because the liner 10 has been disturbed.
- the facetted region 4 may have a curved radius or a complex shape. The exact shape shown in FIG. 1A being only an example.
- FIG. 1B a graph is provided of electric field intensity vs distance across the surface 5 correlated with high electric field concentrations in FIG. 1A. As illustrated in FIG. 1B the higher electric field is not only corresponding to the pointed regions but also extends across the conductive members 2 , 3 .
- a mask layer 11 is positioned everywhere over the dielectric 1 , to protect the dielectric 1 during any operations at the surface 5 .
- One such operation for example would be a deposition followed by a chemical-mechanical planarization of a conductor material 2 , 3 .
- a second example is a deposition of further structure or a dielectric cap 13 , shown dotted.
- mask materials vary in both reactive on etch resistance and in dielectric constant and thus present further considerations in fabrication process selection.
- Acceptable mask materials are amorphous silicon, carbon, hydrogen ( ⁇ -Si:C:H); silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si:C:O:H); silicon, nitrogen, carbon alloys (Si:N:C); silicon nitride(Si 3 N 4 ); silicon dioxide (Si O 2 ); and, silicon oxynitride (SiON).
- the facetted region 4 problem has a detrimental effect on flexibility in the use of materials with different properties and in meeting processing specifications.
- the interface between mask layer 11 and the cap layer 13 with the pointed locations 6 - 9 as shown in FIG. 1A.
- the pointed regions 6 - 9 result in smaller line spacing which in the presence of the higher than desirable electric field may result in leakage and breakdown.
- the presence of the pointed regions 6 - 9 and the resulting high electric fields is a source of breakdown failures in devices.
- the mask 11 to cap 13 interface is the location of many of that type of breakdowns of the interface particularly at locations 6 - 9 and across the conductors 2 , 3 where the electric field is magnified as shown in FIG. 1B. A greater propensity for electrical shorting between adjacent lines may also be encountered.
- a structure and process are provided in which the interface between the mask 11 and cap 13 in FIG. 1A is arranged to be placed at a location that is away from the high electric field points, 1-20 nanometers for example with 2-5 nanometers being preferred; and where the very thin conductive liner diffusion barrier 10 surrounding the conductive members 2 and 3 will have integrity that has not been disturbed by processing up to that point.
- FIG. 2 a schematic depiction is provided of a prior art type standard dual damascene structure with a mask layer 16 and a coplanar mask surface 16 ′ with a metal such as Cu conductor element 2 , 3 surface.
- a metal such as Cu conductor element 2 , 3 surface.
- the facetted problem at points 6 - 9 is present.
- the same reference numerals are used for identical elements where appropriate.
- FIGS. 3 and 4 A schematic depiction of is provided of the structure of the invention in the structures shown in FIGS. 3 and 4, wherein a portion 14 of the mask layer 16 , has been removed providing a mask to cap interface area 5 ′ that is not coplanar with the pointed locations 6 - 9 , as a result, in the invention, the mask member 16 itself is then positioned so that the high field points 7 and 8 are separated from the interface 5 ′ and the interfaces 17 and 18 of the mask 16 are at portions of the conductive members 2 and 3 where the liner 10 is undisturbed. Such disturbance frequently occurs during chemical-mechanical processing, and is frequently mainfested as damage to the liner 10 near the locations 6 - 9 .
- the portion of the low k dielectric material 1 being covered and protected by the mask 16 , is labelled element 19 .
- a conformal cap layer is labelled element 20 .
- the mask 16 is usually of a harder low k dielectric, such as amorphous silicon, carbon, hydrogen ( ⁇ -Si:C:H); silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si:C:O:H); silicon, nitrogen, carbon alloys (Si:N:C); silicon nitride(Si 3 N 4 ); silicon dioxide (Si O 2 ); and, silicon oxynitride (SiON).
- the liner 10 may be a conductive diffusion barrier film such as Ta, Ti, TaN, TiN, W or WN or combinations thereof. Examples of low k ILD materials are listed in the above referenced Semiconductor International Magazine article.
- the cap element 20 is typically conformally deposited over the surfaces 5 ′.
- Many standard deposition processes of the plasma enhanced chemical vapor deposition type produce a conformal cap layer 20 as shown.
- the top surface 23 of the cap 20 can be made approximately planar using a deposition process consisting of a conformal step followed by planarizing step to level discontinuities.
- the recessed mask structure is achieved through a unique process that permits both:the benefit of having a recessed surface of the mask with respect to a device surface where there may be aspects to avoid, such as high electric field concentration points; and the benefit of having a final mask thickness that is selectable and no thicker than necessary.
- Mask material generally has a k value that is higher than the ILD material k value thus increasing the overall capacitance value so that using quantities for as thin a mask as possible is desirable.
- the process in general involves removing mask material between points 7 and 8 after chemical-mechanical polishing, down to a level that is away from the surface 5 where the high fields, points 7 and 8 are located and continuing until a selected mask thickness, dimension 21 , is reached.
- Another embodiment of the invention involves using the material silicon nitride as the mask 16 .
- the etch process to decrease the layer 16 to dimension 21 is performed through the use of an etch tool such as is available in the art from the Applied Materials corporation identified as IPS and using with the tool a mixture of gasses chosen from the group of O 2 ;CH 3 F;CH 2 F 2 ;Ar;NH 3 ;NF 3 ;He; and H 2 .
- the gas flow rate is in the range of 1-100 sccm; at a power of 100-300 watts, at a pressure in the range of 1 to 100 milliTorr with a bias power of the range of 50-500 watts.
- Still another alternative involves no mask layer and employs an inorganic material for the intralevel dielectric selected from the group of silicon dioxide, fluorosilicate glass, and carbon doped oxide.
- the intralevel dielectric is recessed by etching below the surface of the conductors 2 , 3 .
- the high field at points 7 and 8 are now away from the cap 20 -mask 16 interface at 5 ′.
- the material of the mask 16 which usually has a higher k and which can effect overall dielectric properties of the device can be minimized with dimension 21 being selected independently of consideration for the planarization process of surface 5 since it is positioned through the invention after the planarization operation. Any damage from planarization operations to the conductive liner 10 at the points 6 - 9 is minimized, so the metal Cu of 2 and 3 does not breach the barrier and contaminate the interface 5 ′.
- the recessed mask structure of the invention in addition to providing the above described benefits also provides, when integrated into a component, a lower and predictable overall capacitance which parameter in turn is very valuable because it results in faster signal propagation in the interconnect wiring.
- FIG. 5 is a graph of capacitance vs thickness 21 of mask positioned in accordance with the invention. From the graph of FIG. 5 it is clear, that the inventive structure has a lower capacitance.
- the material used in masking is generally referred to as hard with respect to chemical mechanical processes and such materials have a higher k value.
- the high k mask 16 is positioned in an opening between conductors 2 and 3 so that the overall capacitance decreases as more of the hard mask is recessed.
- the structure of the invention is made using a standard substrate in the art of a material such as silicon on which is deposited a bulk layer of intralevel dielectric material 1 such as an organic thermoset polymer or an inorganic alloy comprised of Si, O, H or Si, C, O, H such as carbon doped oxide, in which via and trench openings as used in damascene type structures have been etched using a mask layer 16 .
- intralevel dielectric material 1 such as an organic thermoset polymer or an inorganic alloy comprised of Si, O, H or Si, C, O, H such as carbon doped oxide
- the etched openings 2 and 3 are provided with conductive diffusion barrier liners 10 of Ta, Ti, TaN, TiN, W or WN, by chemical or physical vapor deposition.
- the liner 10 in this process which serves as an adhesion layer between the intralevel dielectric and a thin copper layer, not shown, is used in this process as an electroplating conductor for electroplating more copper into and filling the openings 2 and 3 .
- the surface 5 is then chemically-mechanically polished until the copper conductors are nearly coplanar with the mask surface 16 ′. A different, chemical-mechanical slurry is then used to remove any remaining liner 10 material which step may disturb the liner 10 .
- the partially processed substrate is gently etched with a downstream plasma or reactive ion etch tool to more the interface 5 ′ away from the surface 5 to establish the dimension 21 .
- a downstream plasma or reactive ion etch tool to more the interface 5 ′ away from the surface 5 to establish the dimension 21 .
- this is done with a plasma tool wherein the sample being bombarded is placed at a temperature of 250 degrees C. downstream from a 950 watts inductive RF field in a forming gas atmosphere for about 10 to 200 seconds with 100 being preferred.
- the downstream location may be viewed as being out of the line of sight between the substrate and the plasma.
- etch tool such as for example the one available in the art known as the Mattson ICP; and in a forming gas in a flow of about 0.5 standard liters per minute(sccm) and at a pressure of about 1.1 Torr; a satisfactory etch rate of about 2 nanometers per minute of ⁇ -Si:C:H is achieved. Flow rates from 0.1 to 1.0 standard liters per minute of forming gas produces the same etch rate.
- a mask layer of a separate material can be avoided by establishing the surface of the intralevel dielectric material at a location that is in the range of between 1-20 nanometers with 2-5 nanometers being preferred, below the surface of the metal conductors.
Abstract
Description
- This invention relates to the use of a recessed mask structure to prevent localized high electrical fields at intersections with resulting lower electrical breakdown, in very small dimension semiconductor devices such as would be encountered in high speed and high density integrated circuit applications and chip interconnect structures with fine metal features and low dielectric constant insulators.
- In the miniaturizing of semiconductor devices, as the spacing and dimensions approach the below 150 nanometer range, dimensional tolerances become very small and abrupt physical discontinuities such as interfaces between different materials produce high electrical fields that in turn result in enhanced leakage and breakdown. Further, at such small dimensions, different materials than commonly used heretofore, with different properties such as lower dielectric constant (k), are being found attractive for use in lowering such device paramaters as line to line capacitance, reducing cross talk noise and power dissipation. Still further, the different materials in turn behave differently in processing.
- An illustration of many of the considerations involved in developing integrated circuit interconnect structures and processes where the dimensions are in the sub 250 nanometer range appears in the 7 page technical article titled “Pursuing The Perfect Low-k Dielectric”, by Laura Peters, and appearing in Semiconductor International Magazine in the Sep. 1, 1998 issue.
- There is a clear need in the art for a capability that will operate to provide relaxation of limitations and to reduce complexity of the situations that are being encountered in providing interconnect structures and in the fabrication thereof in the sub 250 nanometer dimension range.
- A metal plus low dielectric constant (low-k) interconnect structure is provided for a semiconductor device wherein adjacent regions in a surface separated by a dielectric have dimensions in width and spacing in the sub 250 nanometer range, and in which reduced lateral leakage current between adjacent metal lines, and a lower effective dielectric constant than a conventional structure, is achieved by the positioning of a differentiating or mask member that is applied for the protection of the dielectric in subsequent processing operations, at a position below a surface to be planarized, where there will be a lower electric field. The mask position, is in the range of about 0.5 to 20 nanometers, with 5 nanometers being preferred, below the surface to be planarized, at a location where the surfaces of the regions separated by the dielectric are undisturbed and have complete integrity. The invention is particularly useful in the damascene type device structure in the art wherein adjacent conductors lined with an electrically conductive and diffusion barrier film are disposed in thin trenches in an intralevel dielectric material (ILD), connections are made to levels above and belowthrough metal filled vias is the ILD, masking is employed both to protect the dielectric material between conductors during processing operations, and to assist in patterning those trenches within the interlevel dielectric material. A dielectric cap is also usually applied over the surfaces of the metal lines and the masking layer, to further separate successive levels of metal wiring.
- FIGS. 1A and 1B are dimensionally correlated schematic depictions of a structure of sub 250 nanometer conductive regions at a planarized surface correlated with a graph indicating the locations of high electric field concentrations and illustrating uneven features of the conductive region walls and the present location in the art of masking of the dilectric between conductive regions.
- FIG. 2 is a schematic depiction of a prior art intersection of conductive members with a planarized surface such as in present in a standard dual damascene type coplaner mask layer and metal such as copper surface.
- FIGS. 3 and 4 are depictions of structures in the invention wherein the intralevel dielectric is positioned below and away from the high electric field locations
- FIG. 5 is a graph of capacitance vs thickness of mask positioned in accordance with the invention illustrating an overall lower capacitance of the inventive structure.
- Referring to FIG. 1A in the interlevel
dielectric member 1 there are illustrated, as an example two essentially parallelconductive regions elements surface 5 which produces pointed locations 6-9, at which field lines are concentrated thereby producing a high electric field which in turn can cause an electrical breakdown at the pointed region and possibly through any diffusion barrier, which may be a conductivediffusion barrier liner 10. In applications involving metals such as copper, aluminum, silver, gold, and tungsten and alloys thereof, theliner 10 which is usually of tantalum, titanium, tin, or nitrides thereof, routinely serves as a diffusion barrier to any migration. Commonly, theliner 10 may be damaged, thinned or removed in the pointed locations 6-9 during processing. The metal conductor, such as copper, may then migrate onto thesurface 5 because theliner 10 has been disturbed. As would be known in the art, the facetted region 4 may have a curved radius or a complex shape. The exact shape shown in FIG. 1A being only an example. - In FIG. 1B a graph is provided of electric field intensity vs distance across the
surface 5 correlated with high electric field concentrations in FIG. 1A. As illustrated in FIG. 1B the higher electric field is not only corresponding to the pointed regions but also extends across theconductive members - Referring to both FIGS. 1A and 1B; the problem produced by the pointed regions6-9 appears, at this state of the art, to be inherent in dry etching processes such as reactive ion etching, which would be employed in patterning operations at the
surface 5. Amask layer 11, shown dotted, is positioned everywhere over the dielectric 1, to protect the dielectric 1 during any operations at thesurface 5. One such operation for example would be a deposition followed by a chemical-mechanical planarization of aconductor material dielectric cap 13, shown dotted. - The materials of which masks are made vary in both reactive on etch resistance and in dielectric constant and thus present further considerations in fabrication process selection. Acceptable mask materials are amorphous silicon, carbon, hydrogen (∝-Si:C:H); silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si:C:O:H); silicon, nitrogen, carbon alloys (Si:N:C); silicon nitride(Si3N4); silicon dioxide (Si O2); and, silicon oxynitride (SiON).
- The facetted region4 problem has a detrimental effect on flexibility in the use of materials with different properties and in meeting processing specifications. Of particular concern is the interface between
mask layer 11 and thecap layer 13, with the pointed locations 6-9 as shown in FIG. 1A. There are also other aspects of the problem of facetted regions. The pointed regions 6-9 result in smaller line spacing which in the presence of the higher than desirable electric field may result in leakage and breakdown. In general, the presence of the pointed regions 6-9 and the resulting high electric fields is a source of breakdown failures in devices. Themask 11 tocap 13 interface is the location of many of that type of breakdowns of the interface particularly at locations 6-9 and across theconductors - In accordance with the invention a structure and process are provided in which the interface between the
mask 11 andcap 13 in FIG. 1A is arranged to be placed at a location that is away from the high electric field points, 1-20 nanometers for example with 2-5 nanometers being preferred; and where the very thin conductiveliner diffusion barrier 10 surrounding theconductive members - Referring to FIG. 2, a schematic depiction is provided of a prior art type standard dual damascene structure with a
mask layer 16 and acoplanar mask surface 16′ with a metal such asCu conductor element - A schematic depiction of is provided of the structure of the invention in the structures shown in FIGS. 3 and 4, wherein a
portion 14 of themask layer 16, has been removed providing a mask tocap interface area 5′ that is not coplanar with the pointed locations 6-9, as a result, in the invention, themask member 16 itself is then positioned so that thehigh field points 7 and 8 are separated from theinterface 5′ and theinterfaces mask 16 are at portions of theconductive members liner 10 is undisturbed. Such disturbance frequently occurs during chemical-mechanical processing, and is frequently mainfested as damage to theliner 10 near the locations 6-9. The portion of the low kdielectric material 1, being covered and protected by themask 16, is labelledelement 19. A conformal cap layer is labelledelement 20. - The
mask 16 is usually of a harder low k dielectric, such as amorphous silicon, carbon, hydrogen (∝-Si:C:H); silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si:C:O:H); silicon, nitrogen, carbon alloys (Si:N:C); silicon nitride(Si3N4); silicon dioxide (Si O2); and, silicon oxynitride (SiON). Theliner 10 may be a conductive diffusion barrier film such as Ta, Ti, TaN, TiN, W or WN or combinations thereof. Examples of low k ILD materials are listed in the above referenced Semiconductor International Magazine article. - Referring to FIG. 4, the
cap element 20 is typically conformally deposited over thesurfaces 5′. Many standard deposition processes of the plasma enhanced chemical vapor deposition type produce aconformal cap layer 20 as shown. Alternatively, thetop surface 23 of thecap 20 can be made approximately planar using a deposition process consisting of a conformal step followed by planarizing step to level discontinuities. - The recessed mask structure is achieved through a unique process that permits both:the benefit of having a recessed surface of the mask with respect to a device surface where there may be aspects to avoid, such as high electric field concentration points; and the benefit of having a final mask thickness that is selectable and no thicker than necessary. Mask material generally has a k value that is higher than the ILD material k value thus increasing the overall capacitance value so that using quantities for as thin a mask as possible is desirable. The process in general involves removing mask material between
points 7 and 8 after chemical-mechanical polishing, down to a level that is away from thesurface 5 where the high fields, points 7 and 8 are located and continuing until a selected mask thickness,dimension 21, is reached. - Another embodiment of the invention involves using the material silicon nitride as the
mask 16. The etch process to decrease thelayer 16 todimension 21 is performed through the use of an etch tool such as is available in the art from the Applied Materials corporation identified as IPS and using with the tool a mixture of gasses chosen from the group of O2;CH3F;CH2F2;Ar;NH3;NF3;He; and H2. The gas flow rate is in the range of 1-100 sccm; at a power of 100-300 watts, at a pressure in the range of 1 to 100 milliTorr with a bias power of the range of 50-500 watts. - Still another alternative involves no mask layer and employs an inorganic material for the intralevel dielectric selected from the group of silicon dioxide, fluorosilicate glass, and carbon doped oxide. In this alternative the intralevel dielectric is recessed by etching below the surface of the
conductors - There are several beneficial features achieved with the invention. The high field at
points 7 and 8 are now away from the cap 20-mask 16 interface at 5′. The material of themask 16 which usually has a higher k and which can effect overall dielectric properties of the device can be minimized withdimension 21 being selected independently of consideration for the planarization process ofsurface 5 since it is positioned through the invention after the planarization operation. Any damage from planarization operations to theconductive liner 10 at the points 6-9 is minimized, so the metal Cu of 2 and 3 does not breach the barrier and contaminate theinterface 5′. - The recessed mask structure of the invention in addition to providing the above described benefits also provides, when integrated into a component, a lower and predictable overall capacitance which parameter in turn is very valuable because it results in faster signal propagation in the interconnect wiring.
- Referring to FIG. 5 which is a graph of capacitance vs
thickness 21 of mask positioned in accordance with the invention. From the graph of FIG. 5 it is clear, that the inventive structure has a lower capacitance. - Returning to FIG. 4, The material used in masking is generally referred to as hard with respect to chemical mechanical processes and such materials have a higher k value. In the structure of the invention the
high k mask 16 is positioned in an opening betweenconductors - In general with the invention there will be a smaller thickness of the high k material and what high k material there is will be recessed below the locations6-9 of highest electric field. Both of these aspects lead to the lower capacitance of the invention structure.
- The structure of the invention, following generally FIGS. 3 and 4, is made using a standard substrate in the art of a material such as silicon on which is deposited a bulk layer of intralevel
dielectric material 1 such as an organic thermoset polymer or an inorganic alloy comprised of Si, O, H or Si, C, O, H such as carbon doped oxide, in which via and trench openings as used in damascene type structures have been etched using amask layer 16. - The etched
openings diffusion barrier liners 10 of Ta, Ti, TaN, TiN, W or WN, by chemical or physical vapor deposition. Theliner 10 in this process which serves as an adhesion layer between the intralevel dielectric and a thin copper layer, not shown, is used in this process as an electroplating conductor for electroplating more copper into and filling theopenings surface 5 is then chemically-mechanically polished until the copper conductors are nearly coplanar with themask surface 16′. A different, chemical-mechanical slurry is then used to remove any remainingliner 10 material which step may disturb theliner 10. - The partially processed substrate is gently etched with a downstream plasma or reactive ion etch tool to more the
interface 5′ away from thesurface 5 to establish thedimension 21. In a preferred method this is done with a plasma tool wherein the sample being bombarded is placed at a temperature of 250 degrees C. downstream from a 950 watts inductive RF field in a forming gas atmosphere for about 10 to 200 seconds with 100 being preferred. The downstream location may be viewed as being out of the line of sight between the substrate and the plasma. Using an etch tool, such as for example the one available in the art known as the Mattson ICP; and in a forming gas in a flow of about 0.5 standard liters per minute(sccm) and at a pressure of about 1.1 Torr; a satisfactory etch rate of about 2 nanometers per minute of ∝-Si:C:H is achieved. Flow rates from 0.1 to 1.0 standard liters per minute of forming gas produces the same etch rate. - In an alternative structure of the invention a mask layer of a separate material can be avoided by establishing the surface of the intralevel dielectric material at a location that is in the range of between 1-20 nanometers with 2-5 nanometers being preferred, below the surface of the metal conductors.
- What has been described is a technology that permits the formation at small dimension interconnections between difficult to use materials in semiconductor devices by moving interfaces away from high fields and controlling capacitance through use of only as much of a high capacitance contributing ingredient as essential.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/661,328 US20040051178A1 (en) | 2000-11-01 | 2003-09-12 | Semiconductor recessed mask interconnect technology |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/703,734 US6657305B1 (en) | 2000-11-01 | 2000-11-01 | Semiconductor recessed mask interconnect technology |
US10/661,328 US20040051178A1 (en) | 2000-11-01 | 2003-09-12 | Semiconductor recessed mask interconnect technology |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/703,734 Division US6657305B1 (en) | 2000-11-01 | 2000-11-01 | Semiconductor recessed mask interconnect technology |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040051178A1 true US20040051178A1 (en) | 2004-03-18 |
Family
ID=29550450
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/703,734 Expired - Fee Related US6657305B1 (en) | 2000-11-01 | 2000-11-01 | Semiconductor recessed mask interconnect technology |
US10/661,328 Abandoned US20040051178A1 (en) | 2000-11-01 | 2003-09-12 | Semiconductor recessed mask interconnect technology |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/703,734 Expired - Fee Related US6657305B1 (en) | 2000-11-01 | 2000-11-01 | Semiconductor recessed mask interconnect technology |
Country Status (1)
Country | Link |
---|---|
US (2) | US6657305B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040188674A1 (en) * | 2001-01-12 | 2004-09-30 | International Business Machines Corporation | Electronic structures with reduced capacitance |
US20050006775A1 (en) * | 2000-08-31 | 2005-01-13 | Ying Huang | Method, structure and process flow to reduce line-line capacitance with low-K material |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6905938B2 (en) * | 2001-04-24 | 2005-06-14 | United Microelectronics Corp. | Method of forming interconnect structure with low dielectric constant |
US20060276043A1 (en) * | 2003-03-21 | 2006-12-07 | Johnson Mark A L | Method and systems for single- or multi-period edge definition lithography |
US9337501B2 (en) | 2003-07-29 | 2016-05-10 | Intelligent Energy Limited | Hydrogen-generating fuel cell cartridges |
AU2006257838A1 (en) | 2005-06-13 | 2006-12-21 | Societe Bic | Hydrogen generating fuel cell cartridges |
TW200644324A (en) | 2005-06-13 | 2006-12-16 | Bic Soc | Hydrogen generating fuel cell cartridges |
US7589880B2 (en) * | 2005-08-24 | 2009-09-15 | The Trustees Of Boston College | Apparatus and methods for manipulating light using nanoscale cometal structures |
EP1917557A4 (en) | 2005-08-24 | 2015-07-22 | Trustees Boston College | Apparatus and methods for solar energy conversion using nanoscale cometal structures |
US9542892B2 (en) * | 2014-06-25 | 2017-01-10 | Apple, Inc. | Organic light-emitting diode display with reduced lateral leakage |
EP3610513B1 (en) | 2017-05-17 | 2023-10-11 | Apple Inc. | Organic light-emitting diode display with reduced lateral leakage |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592024A (en) * | 1993-10-29 | 1997-01-07 | Kabushiki Kaisha Toshiba | Semiconductor device having a wiring layer with a barrier layer |
US6153935A (en) * | 1999-09-30 | 2000-11-28 | International Business Machines Corporation | Dual etch stop/diffusion barrier for damascene interconnects |
US6207556B1 (en) * | 1999-07-09 | 2001-03-27 | United Microelectronics Corp. | Method of fabricating metal interconnect |
US6245683B1 (en) * | 1999-12-28 | 2001-06-12 | Taiwan Semiconductor Manufacturing Company | Stress relieve pattern for damascene process |
US6245663B1 (en) * | 1998-09-30 | 2001-06-12 | Conexant Systems, Inc. | IC interconnect structures and methods for making same |
US6294835B1 (en) * | 1997-10-08 | 2001-09-25 | International Business Machines Corporation | Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof |
US6329101B1 (en) * | 1996-12-27 | 2001-12-11 | Canon Kabushiki Kaisha | Method for manufacturing a powdery material electrode member for a secondary cell |
US6339029B1 (en) * | 2000-01-19 | 2002-01-15 | Taiwan Semiconductor Manufacturing Company | Method to form copper interconnects |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000174123A (en) * | 1998-12-09 | 2000-06-23 | Nec Corp | Semiconductor device and manufacture thereof |
US6329701B1 (en) * | 1999-10-04 | 2001-12-11 | Advanced Micro Devices, Inc. | Semiconductor device comprising copper interconnects with reduced in-line diffusion |
-
2000
- 2000-11-01 US US09/703,734 patent/US6657305B1/en not_active Expired - Fee Related
-
2003
- 2003-09-12 US US10/661,328 patent/US20040051178A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592024A (en) * | 1993-10-29 | 1997-01-07 | Kabushiki Kaisha Toshiba | Semiconductor device having a wiring layer with a barrier layer |
US6329101B1 (en) * | 1996-12-27 | 2001-12-11 | Canon Kabushiki Kaisha | Method for manufacturing a powdery material electrode member for a secondary cell |
US6294835B1 (en) * | 1997-10-08 | 2001-09-25 | International Business Machines Corporation | Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof |
US6245663B1 (en) * | 1998-09-30 | 2001-06-12 | Conexant Systems, Inc. | IC interconnect structures and methods for making same |
US6207556B1 (en) * | 1999-07-09 | 2001-03-27 | United Microelectronics Corp. | Method of fabricating metal interconnect |
US6153935A (en) * | 1999-09-30 | 2000-11-28 | International Business Machines Corporation | Dual etch stop/diffusion barrier for damascene interconnects |
US6245683B1 (en) * | 1999-12-28 | 2001-06-12 | Taiwan Semiconductor Manufacturing Company | Stress relieve pattern for damascene process |
US6339029B1 (en) * | 2000-01-19 | 2002-01-15 | Taiwan Semiconductor Manufacturing Company | Method to form copper interconnects |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050006775A1 (en) * | 2000-08-31 | 2005-01-13 | Ying Huang | Method, structure and process flow to reduce line-line capacitance with low-K material |
US20050077595A1 (en) * | 2000-08-31 | 2005-04-14 | Ying Huang | An improved method, structure and process flow to reduce line-line capacitance with low-K material |
US6919638B2 (en) * | 2000-08-31 | 2005-07-19 | Micron Technology, Inc. | Method, structure and process flow to reduce line-line capacitance with low-K material |
US20040188674A1 (en) * | 2001-01-12 | 2004-09-30 | International Business Machines Corporation | Electronic structures with reduced capacitance |
US6958526B2 (en) * | 2001-01-12 | 2005-10-25 | International Business Machines Corporation | Electronic structures with reduced capacitance |
Also Published As
Publication number | Publication date |
---|---|
US6657305B1 (en) | 2003-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR0134120B1 (en) | Semiconductor device | |
US6245663B1 (en) | IC interconnect structures and methods for making same | |
US6071809A (en) | Methods for forming high-performing dual-damascene interconnect structures | |
US6509267B1 (en) | Method of forming low resistance barrier on low k interconnect with electrolessly plated copper seed layer | |
US7051934B2 (en) | Methods of forming metal layers in integrated circuit devices using selective deposition on edges of recesses | |
US6756297B2 (en) | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer | |
US6420786B1 (en) | Conductive spacer in a via | |
US20010051420A1 (en) | Dielectric formation to seal porosity of low dielectic constant (low k) materials after etch | |
JP3309717B2 (en) | Method of manufacturing integrated circuit wiring | |
US6258713B1 (en) | Method for forming dual damascene structure | |
US6620727B2 (en) | Aluminum hardmask for dielectric etch | |
US7109557B2 (en) | Sacrificial dielectric planarization layer | |
US6555461B1 (en) | Method of forming low resistance barrier on low k interconnect | |
US5891803A (en) | Rapid reflow of conductive layers by directional sputtering for interconnections in integrated circuits | |
US7553757B2 (en) | Semiconductor device and method of manufacturing the same | |
KR100860133B1 (en) | Locally increasing sidewall density by ion implantation | |
US6657305B1 (en) | Semiconductor recessed mask interconnect technology | |
US6498112B1 (en) | Graded oxide caps on low dielectric constant (low K) chemical vapor deposition (CVD) films | |
JPH09148431A (en) | Manufacture of semiconductor device | |
US7098537B2 (en) | Interconnect structure diffusion barrier with high nitrogen content | |
KR100338941B1 (en) | Contact forming method for semiconductor device | |
US7732326B2 (en) | Semiconductor device having a second level of metallization formed over a first level with minimal damage to the first level and method | |
US20050184288A1 (en) | Semiconductor device having a second level of metallization formed over a first level with minimal damage to the first level and method | |
KR100476707B1 (en) | Method of manufacturing a semiconductor device | |
KR20010025972A (en) | Method of forming interconnection layer in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |