US20030208740A1 - System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture - Google Patents

System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture Download PDF

Info

Publication number
US20030208740A1
US20030208740A1 US10429575 US42957503A US2003208740A1 US 20030208740 A1 US20030208740 A1 US 20030208740A1 US 10429575 US10429575 US 10429575 US 42957503 A US42957503 A US 42957503A US 2003208740 A1 US2003208740 A1 US 2003208740A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
target
manufacture
targets
pcb
layout
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10429575
Inventor
Joseph Tourne
Steve Jones
Andrew Kelley
Original Assignee
Tourne Joseph A.A.M.
Steve Jones
Andrew Kelley
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0002Apparatus or processes for manufacturing printed circuits for manufacturing artworks for printed circuits
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Other shape and layout details not provided for in H05K2201/09009 - H05K2201/09209; Shape and layout details covering several of these groups
    • H05K2201/09918Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0548Masks
    • H05K2203/056Using an artwork, i.e. a photomask for exposing photosensitive layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0005Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Abstract

Targets are inserted throughout the layout of a PCB. Post manufacture measurement of the targets are compared to pre-manufacture positions so as to calculate a non-linear regression analysis best-fit model. This model is used to predict a feature's location upon or within a PCB given the feature's position on the layout. The non-linear regression analysis results in a set of x and y polynomial equations. These polynomial equations allow for a linear compensation to be applied to the feature position on a layout so as to minimize misregistration of features in the manufacture of PCBs. Models of the features' post production positioning is made before and after linear compensations are made to the pre-manufacture positioning of the features Graphical presentations using wire frame diagrams and color coded diagrams help identify those areas of the panel that are projected to be in and out of tolerance relative to the specifications.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a continuation of copending application U.S. Ser. No. 09/711,366, filed Nov. 10, 2000.[0001]
  • FIELD OF THE INVENTION
  • This present invention relates generally to the manufacture of printed circuit boards. More particularly this system relates to the measurement and analysis of printed circuit board distortions encountered during production and compensating for such distortions. [0002]
  • BACKGROUND TO THE INVENTION
  • The manufacture of printed circuit boards (PCBs) involves a succession of processing steps, some of which convert a circuit design of multiple layers to images, patterns, or circuits that will be transposed to a base material for subsequent processing into electrical interconnections. The design may be directly imposed on a production medium or on a drawing or graphical representation medium. Most usually the design is converted to a digital data representation. Conversion to a digital data representation may be accomplished with commercially available Computer Aided Design (CAD) software. The CAD program, in concert with a computer aided manufacture (CAM) program, translates the design data to a “layout” of a series of items such as circuits, interconnection holes and solder masks to be placed on the base material panel. The layout is usually transposed to a medium called artwork although the layout may also be directly transposed via a laser. The items are referred to as features. Ultimately, sections of the panel will be combined to make a PCB which in many cases are multi-layered. [0003]
  • Features can be applied via a photographic process onto the base material panel using an artwork or directly imaged e.g. laser imaging. During manufacture, dimensional changes of the base material will cause a difference between the anticipated location of a feature and the actual location of that feature. Spacing of a feature is particularly important so as to not short out or interfere with adjacent circuits. Further when the feature is an interconnection hole on a multi-layered circuit board, it is particularly important that these holes be aligned correctly with features in layers above or below. The location of the feature or hole relative to others is known as its “registration”. If there are misregistrations on the circuit board then subsequent processes such as drilling and further imaging operations may potentially result in misalignments with those further features. In instances of gross misregistration, the resulting product will be out of tolerance and scrapped. Often elements are placed on the panel with special marker information or easily recognizable design so as to easily measure movement that occur in the manufacturing process. These elements will be referred to as “targets”. [0004]
  • Correction of errors in manufacture has been the subject of much development. For example, U.S. Pat. No. ,890,239 to Ausschnitt, et at. was issued for a “Lithographic Process Analysis and Control System.” This system is a system and method for modeling the necessary focus and exposure required when one is imaging features of particular dimensions. The system has ramifications for PCB manufacture, however it does not deal with how to measure the distortion of PCB material and how to correct that distortion. [0005]
  • U.S. Pat. No. 4,799,175 to Sano, et al. was issued for a “System for Inspecting Pattern Defects of Printed Wiring Boards.” The invention comprises very specific equipment for measuring PCB defects for characterizing the quality of resultant PCBs using targets on the PCB. There is no mention of how to correct for the errors that are present. [0006]
  • U.S. Pat. No. 4,967,381 was issued to Lane, et al. for a “Process Control interface System for Managing Measurement Data.” This invention is a system for obtaining measurement data for process control and trend analysis purposes. While data can be taken using this invention, the corrective action required is not disclosed. [0007]
  • U.S. Pat. No. 5,206,820 to Ammann, et al. was issued for a “Metrology System for Analyzing Panel Misregistration in a Panel Manufacturing Process and Providing Appropriate Information for Adjusting Panel Manufacturing Processes.” This patent describes the process of creating targets known as “fiducials” on a glass master. The targets are placed in the corner of the master and are subsequently measured. Errors are characterized for any particular phase of the manufacturing process and monitored so that the contribution of the various errors can be reduced as much as possible. Targets are not placed throughout the PCB panel and thus might miss certain types of distortion. Further, corrective action is not discussed. [0008]
  • U.S. Pat. No. 5,495,535 to Smilansky, et al. was issued for a “Method of Inspecting Articles.” This system has the goal of inspecting articles and detecting errors for subsequent monitoring of a process which might also include PCB manufacture. The system stores points and compares the stored points to the actual points. Corrective action is not described however. [0009]
  • U.S. Pat. No. 5,519,633 was issued to Chanq, et al. for a “Method and Apparatus for the Cross-Sectional Design of Multi-Layer Printed Circuit Boards.” This invention relates to the design and manufacture of circuit boards and does attempt to minimize errors associated with the manufacturing. The tracking of such errors via targets of different types is not discussed. [0010]
  • U.S. Pat. No. 5,497,331 was issued to Iriki, et at. for a “Semiconductor Integrated Circuit Device Fabrication Method and Its Fabrication Apparatus.” This invention is designed to enhance the yield of integrated circuit devices. No targets are used during the course of this particular invention or the equipment associated therewith. [0011]
  • U.S. Pat. No. 6,070,004 to Prein was issued for a “Method of Maximizing Chip Yield for Semiconductor Wafers.” Again, this is an invention that relates to integrated circuit design. It is designed to maximize chip yield over an entire wafer. However, there are no targets involved in the process nor is there an attempt to model any systematic errors introduced during the manufacturing process. [0012]
  • U.S. Pat. No. 5,960,185 was issued to Nquyen for a “Method and Apparatus for Wafer Disposition Based On Systematic Error Modeling.” This system relates to integrated circuits and for modeling the errors that are systematic and might be introduced during the course of integrated circuit manufacture. However, this system models various error sources that relate to the positioning of a mask and not to the migration of the material itself. Thus, this patent relates principally to mask alignment and errors based on a known library of errors that can occur with mask alignment. There are no targets involved in the process, nor is material migration dealt with in any fashion. [0013]
  • U.S. Pat. No. 6,030,154 was issued to Whitcomb, et al. for a “Minimum Error Algorithm/Program.” This patent relates to multi-layer printed circuit boards and for minimizing the error associated with drilling holes to connect the circuits of one layer with another. The system involves taking x-rays of the various layers and determining the optimum location for drilling between layers. While this process does involve trying to compensate for errors in material movement, there is no attempt to measure the material movement in any systematic way for the purpose of minimizing the errors during subsequent manufacture. [0014]
  • In the manufacture of PCBs, in order to reduce build up of positional errors during manufacture, each process requiring registration of an image to the product must apply compensations to the image positioning of the features to allow for the material movement. Compensations are determined by historical data of compensations required for similar product or by producing a small run of boards to determine the compensations required. To monitor and control the manufacturing processes, measurements are taken of feature and target positions during production. These measurements are compared with the specifications. [0015]
  • As noted above current methods of measurement use targets located in the corners of the panel or artwork and base compensation calculations on the difference in pitch between the measured targets and the required separations or pitch. [0016]
  • Material movement occurs due to changes of temperature, humidity, relaxation of stresses within the materials and stress introduction due to process interactions. The extent of movement varies according to the materials used and the design of the circuitry being manufactured. Printed circuit board manufacture requires numerous processes that will cause changes in temperature and humidity such as thermal curing or chemical treatment. Material movement also occurs when the product is subjected to a mechanical process such as bonding or brushing. [0017]
  • To ensure that the final product meets the customer's requirements, image compensation is applied to offset dimensional changes that occur. This is done in the form of a stretch or shrink to the data that is used to generate artworks used for inner and outer layer manufacturing. The initial drill program may be also compensated. [0018]
  • Photo tools used for imaging processes are key to maintaining the registration, that is, the relationship of one layer of a multi-layer PCB to another layer. For this reason the pitch between targets is measured on artwork or other image transfer medium to ensure the correct compensations have been applied before the PCB is placed into production. [0019]
  • Once linear distortions and material migration has been accounted for, [0020]
  • PCBs are inspected at key points during manufacture to check that the compensations have worked and in cases of prototyping to determine the compensations to apply for volume manufacture. [0021]
  • Current systems use non-contact measuring machines to measure the pitch between targets located in the four corners of the panel and compare these to a nominal value to calculate a compensation value. Initial compensations for new designs are determined based upon similarity of the materials and design to previously manufactured panels. [0022]
  • The problem with this system is that it does not take into account non-linear distortion. The measurement of targets in the corners may indicate the panellartwork to be dimensionally correct, but in fact a non-linear distortion may have caused features between the corners, that is within the panel, to have moved significantly. Different materials will behave in different ways when put through the same processes and alternative processes will affect the same material in different ways. [0023]
  • As printed circuit designs are moving towards higher densities of smaller features, material distortion and registration accuracy have a more significant effect on final yields. Manufacturers are looking to new materials and methods to give greater control over registration accuracy. [0024]
  • What is therefore required is a system for measuring and characterizing the dimensional stability of different materials and designs and the material movement caused by the PCB manufacturing processes. Such a system would use multiple targets throughout a PCB manufacturing panel to create an index of non-linear material movement. The movement of these targets would then be mathematically modeled so that an inverse of the distortion can be created in the original data that gives rise to the artwork. [0025]
  • SUMMARY OF THE INVENTION
  • It is therefore an objective of the present invention to improve registration capability in the manufacture of multi-layer printed circuit boards. [0026]
  • It is therefore an objective of the present invention to improve registration capability in the manufacture of printed circuit boards. [0027]
  • It is a further objective of this method to characterize the material movement and distortion of both product and related layout caused by the manufacturing processes. [0028]
  • It is still another objective of the present invention to be able to view and characterize the distortions relating to material movement during the PCB manufacturing process. [0029]
  • It is a further objective of the present invention to modify the positioning of features so as to compensate for errors introduced in the production process. [0030]
  • It is a further objective of the present invention to modify the digital representation of the positioning of features so as to compensate for errors introduced in the production process. [0031]
  • It is yet another objective of the present invention to be able to mathematically characterize the distortion relating to material movement in PCB production. [0032]
  • It is still another objective of the present invention to insert targets in the layout design for subsequent transfer to the PCB manufacturing panel to allow distortions to be measured. [0033]
  • It is a further objective of the present invention to insert targets in the layout design for subsequent transfer to the PCB manufacturing panel along periphery of the manufacturing panel to allow distortions to be measured. [0034]
  • It is yet another objective of the present invention to model movement of PCB material during production. [0035]
  • It is still another objective of the present invention to measure material movement that occurs within the bounds of a PCB. [0036]
  • It is a further objective of the present invention to measure the movement of PCB material around the periphery of the PCB. [0037]
  • It is a further objective of the present invention to reduce scrap during PCB manufacture. [0038]
  • It is yet another objective of the present invention to increase the capability of PCB manufacture. [0039]
  • It is still another objective of the present invention to measure the dimensional stability of different materials that are used in the PCB process. [0040]
  • It is a further objective of the present invention to manufacture PCB within narrow tolerances throughout a large piece of multi-layer material. [0041]
  • Using the method of the present invention, targets are added to the CAD/CAM data of each layer of the PCB features on the manufacturing panel. The CAD/CAM, or equivalent tool, inserts easily recognizable targets in the layout of each layer that will produce the PCB manufacturing panel. Targets placement can be around the periphery, across the entire PCB manufacturing panel or both. The targets are inspected using non-contact, non-intrusive video or x-ray co-ordinate measuring machines at any required stage of manufacture to determine the actual position in two dimensions from a predetermined location (a nominated center of origin). Selection of a universal center of origin is arbitrary and may, for example, be the midpoint of two targets. [0042]
  • The actual positions and nominal positions are used to calculate the deviations. In once embodiment a regression analysis is applied to the deviation values to produce, for this embodiment two polynomial equations determined by best fitting the deviations from nominal of any location upon any of the layers. [0043]
  • Linear compensation values are calculated for a best fit of all points to nominal. A graphical representation of the effects of applying these compensations is generated using the calculated polynomial equation. A model is also generated showing the areas of the panel capable of achieving the required positional registration tolerances with and without application of the calculated compensations. [0044]
  • The best feature to feature positional registration achievable with and without the calculated compensations is determined. Values are generated for overall rotation, offset in two dimensions, coefficients of distortion parallel to the axes of the panel and rhombic distortion. [0045]
  • This method gives both a graphical and numeric interpretation of material movement allowing comparison of different materials. It also allows an understanding of the effects of a manufacturing process upon the PCB material being used. Thus the system and method of the present invention permits new processes to be characterized. Further, the method of the present invention provides real time dimensional analysis to allow re-scaling of tooling to fit product and prevent out of tolerance or scrap product at the earliest possible stage of manufacture. Use of the method described arid claimed herein, to modify feature positioning so as to compensate for the modeled non-linear distortions and checking the production results for out of tolerance conditions, ensures that misregistration and scrap a r e minimized.[0046]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a schematic of non-linear distortion. [0047]
  • FIG. 2 illustrates is a schematic of rhombic distortion. [0048]
  • FIG. 3 illustrates a schematic of measurement targets located around the periphery of the panel in accordance with one embodiment. [0049]
  • FIG. 4 illustrates a schematic of measurement targets distributed across the whole panel in accordance with one embodiment. [0050]
  • FIG. 5 illustrates a flow diagram of the measurement procedure of the present invention. [0051]
  • FIG. 6 illustrates a flow diagram of the analysis method of the present invention. [0052]
  • FIG. 7 illustrates a schematic showing the compensation for axial distortion factors. [0053]
  • FIG. 8 illustrates a schematic showing the compensation for rhombic distortion factors.[0054]
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 illustrates a typical non-linear distortion of PCB substrate that may occur during the manufacturing process. The nominal and desired location of the PCB material is represented by grid [0055] 70. This grid represents the desired location of the PCB material and associated interconnection features pre-production. However, and as noted above, the PCB material undergoes changes in its location and distortion during the production process. Thus interconnection features such as holes on the PCB at locations 14, 16, 18, 20, 22, 24, 26, and 28 may all be within the desired positional specification relative to the design layout for the production of a PCB with low tolerance for errors. However, the same features located at PCB location 30, 32, 34, 36, 38, and 40 would be out of tolerance relative to the design layout (image) and thus the PCB would be scrapped resulting in low production yields.
  • The entire, non-linear distortion for FIG. 1 is thus illustrated as grid [0056] 12. It is important to note however, that if one were to place targets and measure only in the corners of the PCB material, the PCB would appear to be within specification when in fact the location of the interconnection features, such as holes, in the majority of other grid 10 locations would be out of tolerance. Only by measuring many positions on the PCB material can the true distortion be assessed and hence compensated for.
  • Referring to FIG. 2 another type of distortion is illustrated. In this instance rhombic distortion is illustrated. Again grid [0057] 10 illustrates the desired location of the finished PCB material and associated circuitry. In this case shrinkage and distortion of the PCB material during manufacture results in some locations being within spec such as those at location 42, 44, 46, 48, and 50. However, given the distortion present, the majority of the PCBs would be out of spec. Again resulting a large amount of scrap and low yield for the process.
  • In this instance grid [0058] 52 represents the PCB material postproduction. If measurements for distortion were only made at the location 44, and 46, no distortion would be detected when in fact most of the PCB material would be out of spec.
  • Thus it is important to have a system and method that detects the various linear and non-linear distortions that can exist during the PCB manufacturing process. [0059]
  • Increasing the number of points measured will give more information regarding the PCB material movement. For purposes of this application the term “fiducials” is used to designate targets that are added outside of the actual circuit design features desired. Circuit design features may also serve as targets for the analysis of the present invention such features need only be distinct (for precision of measurement) and have known pre-production location to serve as measurement points in much the same manner as fiducials. FIGS. 3 and 4 show how targets can be added to the part being measured. As noted above, features may serve as targets and fiducials may also serve as targets. For example, targets in FIG. 4 that are within the bounds of the panel may well be features that were in the original circuit design. Whereas the perimeter targets or fiducials would not serve any function other than to facilitate distortion measurements. Thus, for purposes of this description, “target” is meant to include either a design feature or a fiducial. [0060]
  • In general, the greater the number of targets used, the greater the accuracy. However, there is some optimum number or density of targets beyond which there are diminishing returns. The optimum is a function of the material used, the complexity and density of the PCB and the mechanical, thermal, chemical and ambient conditions encountered in manufacture as well as other conditions. [0061]
  • This optimum number of targets may initially be determined experimentally. Initially, a large number of targets in the analysis can be used. [0062]
  • Then, experimentally, targets are removed one at a time, from the analyses until the accuracy deteriorates. Reducing the number of targets improves analysis time. [0063]
  • Characterization of the material movement of the PCB panel material and the features requires measurement of the deviation of the targets from their nominal position. The deviation of the targets from their nominal to their actual position on the PCB panel is input for a regression analysis. This preferred embodiment uses curve fitting for best fit to derive two polynomial equations. [0064]
  • These equations are used to model material movement and deviation in each axis (XI Y) for any location on the PCB. [0065]
  • Referring to FIG. 3 the placement of targets around the periphery of the initial artwork is illustrated. In this instance artwork [0066] 54 comprises a series of targets 56, 58, 60, and 62 are placed around the periphery of the artwork from which PCBs will be made. By having targets around the periphery, errors such as the type depicted in FIG. 1 can be detected even when the corners of the material are in the correct location. Using a target scheme suggested in FIG. 3, non-linear distortions not detectable with targets placed in the corners would be detected. Thus allowing for compensations that would not otherwise be made. Further, when the final PCBs are manufactured, if there are additional targets, it is more likely that out of specification conditions would be detected earlier in the production cycle, thus limiting the amount of scrap.
  • Referring now to FIG. 4 alternative placement of targets throughout the PCB. For artworks and external circuit features measurements are taken using a video based non-contact co-ordinate measuring machine. For targets internal to the board an x-ray based non-contact co-ordinate measuring machine is used. [0067]
  • FIG. 5 illustrates a flow diagram of the measurement procedure for one embodiment of the present invention. A CAM file is first generated which contains the targets and or target features [0068] 70. The CAM files are then translated to the measurement program 72. The panel and or artwork are then loaded into a measuring machine for determining target locations 74. Two targets are selected and measured 76 and a point of origin (center of origin) is generated, for instance, at the midpoint between two targets. The axis system is aligned to this for the measurements 78. The point of origin is designated 80. Each target is given an x and y co-ordinate relating its nominal location to the center of origin. The nominal and actual position of the targets is then exported to a data file 84. After manufacture the actual locations of the targets from the origin position are measured and the results are stored in a data file, along with the nominal co-ordinates. The analytical software will access this data file, If a sample of panels is being measured then the process is repeated for each panel and the results are appended to the data file.
  • FIG. 6 illustrates a flow chart of the analysis method of one embodiment of the present invention. The results from the data file, (i.e. the nominal target coordinates [0069] 86 and the actual target coordinates 88) are imported by analysis software. The deviations in the x and y axes are calculated for each measured point 90. A non-linear regression analysis is performed on these results 92 to determine two polynomial equations, one for x deviation and one for y deviation, according to each point's location on the panel.
  • Once the non-linear regression model is determined, a linear regression is performed to generate linear compensation factors in each axis, offset from the origin and for panel rotation. A distortion model of the post manufacture locations, using the polynomial equations, is made [0070] 96 assuming the linear regression compensations were applied to the pre-manufacture layout. The best achievable registration is determined 100 from a model that assumes a linear regression compensation has been made and from a model where there have been no compensations applied. Areas of the panel capable of achieving required registration tolerances are derived from the model 102.
  • A graphical presentation in the form of wire frame diagram of the panel is generated using the polynomial equations derived from the non-linear regression. A second wire frame diagram is generated using the non-linear analysis results to display the effects of applying the calculated linear compensations. The user can adjust this diagram to remove the effects of measured offsets and rotation. FIG. 7 illustrates such wire frame diagram. In this instance, [0071]
  • FIG. 7 illustrates a schematic showing the requirement for calculation of axial distortion factors. Compare FIG. 7 with FIG. 1. The solid wire frame [0072] 104 is ‘best fitted’ to the theoretically perfect dotted wire frame 106. Note that the fit in FIG. 7, which uses a non-linear regression model to effect compensation, is a superior to the fit in FIG. 1.
  • FIG. 8 illustrates a schematic showing the requirement for calculation of rhombic distortion factors. [0073]
  • A graphic representation of the panel shows the areas of the measured panel that a user entered where minimum registration tolerance can be achieved based upon the x and y co-ordinates about the origin where the deviation calculated by the non-linear polynomials is less than the required tolerance. The areas capable of achieving the tolerance L[0074] 1 and L2 further have zones 108, 110, and 112 where tolerances can be met. Other areas would be out of tolerance. A second diagram graphically portraying in and out of tolerance conditions may be generated where effects of offset and rotation are ignored.
  • One embodiment uses color-coding to highlight achieving tolerance (green) and being out of tolerance (red). Use of green and red are not meant to be limiting. Other acceptable and unacceptable color combinations may be used. [0075]
  • Based upon these measurements and observations, it is now possible to create CAD/CAM data and/or original master artwork that contain the inverse of the errors encountered during the initial measurement process. In so doing, the distortions that will occur during the PCB manufacturing process will still occur, but instead will result in the material and features migrating to correct, in tolerance locations. [0076]
  • Additionally this system and method can be used during production. The targets would be monitored and the target locations would be charted. The production locations then could be compared to the regression model's predicted location. As the actual locations deviate from the expected locations beyond certain bounds, the regression analysis would be recalculated. Compensations would be modified thus modifying the fabrication tooling so as to adjust for the change from expected material movement. [0077]
  • The apparatus of the present invention comprises an assembly of hardware and software. For example, generating computer aided manufacturing (CAM) fields may be accomplished using the Genesis @ CAM software product available from Frontline, Inc. CAD CAM software from Router solutions may be used to translate CAM files to the measurement function of the present invention. Sources for measurement equipment used for the present invention includes Videomic, Optek, Inc, Innervision, Optek, Inc., and Smartscope, Optical Gauging Products, Inc. [0078]
  • A system and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture has now been illustrated. It will be apparent to those skilled in the art that other variation in target location and mathematical analysis will be possible without departing from the scope of the invention as disclosed. [0079]

Claims (7)

    What is claimed is:
  1. 1. A method for accurate positioning and registering features on a printed circuit board (PCB) panel comprising:
    creating a layout having corners for positioning features on at least one base material panel;
    positioning a plurality of targets on the layout;
    recording the pre-manufacture nominal position of each target;
    manufacturing at least one PCB from the at least one base material panel;
    measuring the post manufacture actual position of each target;
    recording the actual position of each target;
    calculating a movement of the actual position of each target from the nominal position of each target;
    modeling the movement of the plurality of targets during manufacture by analyzing the target movement to develop a regression analysis; and
    applying the model to the pre-manufacture feature positions to compensate for the movement during the manufacture.
  2. 2. The method of claim 1 wherein the layout is in the form of artwork.
  3. 3. The method of claim 1 wherein recording the pre-manufacture nominal position of each target comprises:
    establishing the pre-manufacture center of origin for all targets as a point within the layout;
    assigning the nominal position of each target as horizontal and vertical coordinates relative to the center of origin; and
    storing the nominal position of each target's horizontal and vertical coordinates for subsequent calculating post-manufacture movement.
  4. 4. The method of claim. 3 wherein the step of calculating the post-manufacture actual position movement of each target comprises:
    measuring the actual post-manufacture position of each target as horizontal and vertical coordinates relative to the pre-manufacture center of origin; and
    computing each target's horizontal coordinate movement as the difference between the target's actual horizontal coordinate and the target's nominal horizontal coordinate; and
    computing each target's vertical coordinate movement as the difference between the target's actual vertical coordinate and the target's nominal vertical coordinate.
  5. 5. A system for accurate positioning and registering features on a PCB panel comprising:
    means for producing a layout having corners for positioning features on at least one base material panel;
    means for positioning a plurality of targets on the layout, said targets being dispersed throughout the at least one base material panel; means for recording the pre-manufacture nominal position of each target;
    means for manufacturing at least one PCB from the at least one base material panel;
    means for measuring the post-manufacture actual position of each target;
    means for recording the actual position of each target;
    means for calculating the movement of the actual position of each target from the nominal position of each target;
    means for modeling the movement of the plurality of targets introduced during manufacture by developing regression analysis using the nominal coordinates of each target on the layout as the basis for modeling each target's post manufacture coordinates on the one or more base material panels; and
    means for optimizing the position of features by compensating features' locations in the layout so as to compensate for the movement introduced in manufacture of the at least one PCB.
  6. 6. The system of claim 5 wherein the layout is in the form of artwork.
  7. 7. A printed circuit board (PCB) with accurate layer registration produced by the process of claim 1.
US10429575 2000-11-10 2003-05-05 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture Abandoned US20030208740A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09711366 US6581202B1 (en) 2000-11-10 2000-11-10 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture
US10429575 US20030208740A1 (en) 2000-11-10 2003-05-05 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10429575 US20030208740A1 (en) 2000-11-10 2003-05-05 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09711366 Continuation US6581202B1 (en) 2000-11-10 2000-11-10 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Publications (1)

Publication Number Publication Date
US20030208740A1 true true US20030208740A1 (en) 2003-11-06

Family

ID=24857804

Family Applications (2)

Application Number Title Priority Date Filing Date
US09711366 Active 2021-01-19 US6581202B1 (en) 2000-11-10 2000-11-10 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture
US10429575 Abandoned US20030208740A1 (en) 2000-11-10 2003-05-05 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09711366 Active 2021-01-19 US6581202B1 (en) 2000-11-10 2000-11-10 System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Country Status (6)

Country Link
US (2) US6581202B1 (en)
EP (1) EP1337943A1 (en)
JP (1) JP2004513459A (en)
KR (1) KR20030066655A (en)
CN (1) CN1481535A (en)
WO (1) WO2002039326A1 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050210434A1 (en) * 2004-01-09 2005-09-22 Airbus France Process for the production of an electrical wiring diagram
US7225051B1 (en) * 2005-08-04 2007-05-29 Magnecomp Corporation Closed-loop feedback for maximizing Cpk in progressive forming operations
DE102006040728A1 (en) * 2006-08-31 2008-03-13 Siemens Ag Method and apparatus for producing an electronic module
US20080082949A1 (en) * 2006-10-01 2008-04-03 Dell Products L.P. Method, Apparatus and Media for Updating CAD Data with Printed Circuit Board Stencil Data
US20090158232A1 (en) * 2007-12-17 2009-06-18 Nokia Corporation Circuit arrangements and associated apparatus and methods
WO2010049924A1 (en) * 2008-10-28 2010-05-06 Orbotech Ltd. Producing electrical circuit patterns using multi-population transformation
US20110204508A1 (en) * 2010-02-22 2011-08-25 In Sang Yoon Semiconductor packaging system with an aligned interconnect and method of manufacture thereof
CN102566303A (en) * 2011-12-01 2012-07-11 东莞生益电子有限公司 Method for automatically embedding plotting parameters into Barco plotter
CN103150603A (en) * 2011-12-06 2013-06-12 上海宝钢钢材贸易有限公司 Steel product production control method based on consumption forecast
CN103747617A (en) * 2013-12-24 2014-04-23 广州兴森快捷电路科技有限公司 PCB expansion compensation method
WO2016083897A3 (en) * 2014-11-24 2016-08-18 Kitov Systems Ltd. Automated inspection
CN106659001A (en) * 2016-11-21 2017-05-10 深圳市五株科技股份有限公司 Multilayer PCB expansion and shrinkage measuring compensation method

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6581202B1 (en) * 2000-11-10 2003-06-17 Viasystems Group, Inc. System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture
US6701511B1 (en) * 2001-08-13 2004-03-02 Lsi Logic Corporation Optical and etch proximity correction
KR100983748B1 (en) * 2002-05-02 2010-09-24 오르보테크 엘티디. A system and method for producing a printed circuit board by using a non-uniformly modified image
JP4981272B2 (en) * 2004-07-12 2012-07-18 オーガスト テクノロジー コーポレイション Dynamic focusing method and apparatus
US7439083B2 (en) 2005-04-14 2008-10-21 Delphi Technologies, Inc. Technique for compensating for substrate shrinkage during manufacture of an electronic assembly
GB0612805D0 (en) * 2006-06-28 2006-08-09 Xact Pcb Ltd Registration system and method
US8074177B2 (en) * 2008-03-20 2011-12-06 National Instruments Corporation User defined wire appearance indicating data type in a graphical programming environment
US8078980B2 (en) * 2008-03-20 2011-12-13 National Instruments Corporation User defined wire appearance indicating communication functionality in a graphical programming environment
CN101789049B (en) * 2010-03-04 2013-08-14 何伟 Composition method for matching integrated circuit devices
CN101908082B (en) * 2010-04-30 2012-10-24 梅州市志浩电子科技有限公司 Impedance design method and device for printed circuit board
US8549445B2 (en) * 2010-08-24 2013-10-01 Synopsys, Inc. Targeted production control using multivariate analysis of design marginalities
CN102036511B (en) * 2010-12-01 2012-12-12 株洲南车时代电气股份有限公司 Method for classifying and compensating nonlinear variation of core boards for manufacturing multilayer circuit boards
CN102573303B (en) * 2010-12-31 2015-10-07 北大方正集团有限公司 The method of forming the circuit board and the circuit board
CN103207526B (en) * 2012-01-16 2016-08-10 昆山允升吉光电科技有限公司 A modified method of compensating exposure
KR101564696B1 (en) 2013-09-04 2015-11-06 대한민국 Device and method for reverse engineering of pcb(printed circuit board)
KR101444259B1 (en) * 2013-09-12 2014-10-30 주식회사 고영테크놀러지 Method for generating a compensation matrix during a circuit board inspection
CN104270889B (en) * 2014-09-28 2017-06-13 广州兴森快捷电路科技有限公司 Partially printed wiring board with high accuracy and preparation method
CN106933047B (en) * 2015-12-30 2018-08-14 上海微电子装备(集团)股份有限公司 Kinds of exposure method

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799175A (en) * 1984-06-12 1989-01-17 Dainippon Screen Mfg., Co. System for inspecting pattern defects of printed wiring boards
US4890239A (en) * 1987-10-20 1989-12-26 Shipley Company, Inc. Lithographic process analysis and control system
US4967381A (en) * 1985-04-30 1990-10-30 Prometrix Corporation Process control interface system for managing measurement data
US5134664A (en) * 1988-05-10 1992-07-28 Gec Plessey Telecommunications Limited Customized alignment for PCB assembly
US5206820A (en) * 1990-08-31 1993-04-27 At&T Bell Laboratories Metrology system for analyzing panel misregistration in a panel manufacturing process and providing appropriate information for adjusting panel manufacturing processes
US5495535A (en) * 1992-01-31 1996-02-27 Orbotech Ltd Method of inspecting articles
US5497331A (en) * 1993-06-21 1996-03-05 Hitachi, Ltd. Semiconductor integrated circuit device fabrication method and its fabrication apparatus
US5519633A (en) * 1993-03-08 1996-05-21 International Business Machines Corporation Method and apparatus for the cross-sectional design of multi-layer printed circuit boards
US5828573A (en) * 1995-11-16 1998-10-27 Nikon Corporation Manufacturing method for microlithography apparatus
US5862517A (en) * 1997-01-17 1999-01-19 Fox Sports Productions, Inc. System for re-registering a sensor during a live event
US5960185A (en) * 1996-06-24 1999-09-28 International Business Machines Corporation Method and apparatus for wafer disposition based on systematic error modeling
US5965306A (en) * 1997-10-15 1999-10-12 International Business Machines Corporation Method of determining the printability of photomask defects
US6030154A (en) * 1998-06-19 2000-02-29 International Business Machines Corporation Minimum error algorithm/program
US6070004A (en) * 1997-09-25 2000-05-30 Siemens Aktiengesellschaft Method of maximizing chip yield for semiconductor wafers
US6165658A (en) * 1999-07-06 2000-12-26 Creo Ltd. Nonlinear image distortion correction in printed circuit board manufacturing
US6581202B1 (en) * 2000-11-10 2003-06-17 Viasystems Group, Inc. System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799175A (en) * 1984-06-12 1989-01-17 Dainippon Screen Mfg., Co. System for inspecting pattern defects of printed wiring boards
US4967381A (en) * 1985-04-30 1990-10-30 Prometrix Corporation Process control interface system for managing measurement data
US4890239A (en) * 1987-10-20 1989-12-26 Shipley Company, Inc. Lithographic process analysis and control system
US5134664A (en) * 1988-05-10 1992-07-28 Gec Plessey Telecommunications Limited Customized alignment for PCB assembly
US5206820A (en) * 1990-08-31 1993-04-27 At&T Bell Laboratories Metrology system for analyzing panel misregistration in a panel manufacturing process and providing appropriate information for adjusting panel manufacturing processes
US5495535A (en) * 1992-01-31 1996-02-27 Orbotech Ltd Method of inspecting articles
US5519633A (en) * 1993-03-08 1996-05-21 International Business Machines Corporation Method and apparatus for the cross-sectional design of multi-layer printed circuit boards
US5497331A (en) * 1993-06-21 1996-03-05 Hitachi, Ltd. Semiconductor integrated circuit device fabrication method and its fabrication apparatus
US5828573A (en) * 1995-11-16 1998-10-27 Nikon Corporation Manufacturing method for microlithography apparatus
US5960185A (en) * 1996-06-24 1999-09-28 International Business Machines Corporation Method and apparatus for wafer disposition based on systematic error modeling
US5862517A (en) * 1997-01-17 1999-01-19 Fox Sports Productions, Inc. System for re-registering a sensor during a live event
US6070004A (en) * 1997-09-25 2000-05-30 Siemens Aktiengesellschaft Method of maximizing chip yield for semiconductor wafers
US5965306A (en) * 1997-10-15 1999-10-12 International Business Machines Corporation Method of determining the printability of photomask defects
US6030154A (en) * 1998-06-19 2000-02-29 International Business Machines Corporation Minimum error algorithm/program
US6165658A (en) * 1999-07-06 2000-12-26 Creo Ltd. Nonlinear image distortion correction in printed circuit board manufacturing
US6581202B1 (en) * 2000-11-10 2003-06-17 Viasystems Group, Inc. System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050210434A1 (en) * 2004-01-09 2005-09-22 Airbus France Process for the production of an electrical wiring diagram
US7409663B2 (en) * 2004-01-09 2008-08-05 Airbus France Process for the production of an electrical wiring diagram
US7225051B1 (en) * 2005-08-04 2007-05-29 Magnecomp Corporation Closed-loop feedback for maximizing Cpk in progressive forming operations
DE102006040728A1 (en) * 2006-08-31 2008-03-13 Siemens Ag Method and apparatus for producing an electronic module
US20080082949A1 (en) * 2006-10-01 2008-04-03 Dell Products L.P. Method, Apparatus and Media for Updating CAD Data with Printed Circuit Board Stencil Data
US20090158232A1 (en) * 2007-12-17 2009-06-18 Nokia Corporation Circuit arrangements and associated apparatus and methods
US8904315B2 (en) * 2007-12-17 2014-12-02 Nokia Corporation Circuit arrangements and associated apparatus and methods
WO2010049924A1 (en) * 2008-10-28 2010-05-06 Orbotech Ltd. Producing electrical circuit patterns using multi-population transformation
US20110155424A1 (en) * 2008-10-28 2011-06-30 Orbotech Ltd. Producing electrical circuit patterns using multi-population transformation
US8769471B2 (en) 2008-10-28 2014-07-01 Orbotech Ltd. Producing electrical circuit patterns using multi-population transformation
US8497575B2 (en) 2010-02-22 2013-07-30 Stats Chippac Ltd. Semiconductor packaging system with an aligned interconnect and method of manufacture thereof
US20110204508A1 (en) * 2010-02-22 2011-08-25 In Sang Yoon Semiconductor packaging system with an aligned interconnect and method of manufacture thereof
CN102566303A (en) * 2011-12-01 2012-07-11 东莞生益电子有限公司 Method for automatically embedding plotting parameters into Barco plotter
CN103150603A (en) * 2011-12-06 2013-06-12 上海宝钢钢材贸易有限公司 Steel product production control method based on consumption forecast
CN103747617A (en) * 2013-12-24 2014-04-23 广州兴森快捷电路科技有限公司 PCB expansion compensation method
WO2016083897A3 (en) * 2014-11-24 2016-08-18 Kitov Systems Ltd. Automated inspection
CN106659001A (en) * 2016-11-21 2017-05-10 深圳市五株科技股份有限公司 Multilayer PCB expansion and shrinkage measuring compensation method

Also Published As

Publication number Publication date Type
JP2004513459A (en) 2004-04-30 application
US6581202B1 (en) 2003-06-17 grant
KR20030066655A (en) 2003-08-09 application
CN1481535A (en) 2004-03-10 application
WO2002039326A1 (en) 2002-05-16 application
EP1337943A1 (en) 2003-08-27 application

Similar Documents

Publication Publication Date Title
US5857258A (en) Electrical test structure and method for measuring the relative locations of conductive features on an insulating substrate
US4938600A (en) Method and apparatus for measuring registration between layers of a semiconductor wafer
US6368883B1 (en) Method for identifying and controlling impact of ambient conditions on photolithography processes
US5377404A (en) Method for fabricating a multi-layer printed circuit board
US6699627B2 (en) Reference wafer and process for manufacturing same
US6496270B1 (en) Method and system for automatically generating reference height data for use in a three-dimensional inspection system
US6882745B2 (en) Method and apparatus for translating detected wafer defect coordinates to reticle coordinates using CAD data
US7346878B1 (en) Apparatus and methods for providing in-chip microtargets for metrology or inspection
US7194709B2 (en) Automatic alignment of integrated circuit and design layout of integrated circuit to more accurately assess the impact of anomalies
US20030223630A1 (en) Overlay metrology and control method
US5134575A (en) Method of producing numerical control data for inspecting assembled printed circuit board
US20020069395A1 (en) Method and apparatus of checking mount quality of circuit board
US5111406A (en) Method for determining drill target locations in a multilayer board panel
US5206820A (en) Metrology system for analyzing panel misregistration in a panel manufacturing process and providing appropriate information for adjusting panel manufacturing processes
US6516085B1 (en) Apparatus and methods for collecting global data during a reticle inspection
US6484060B1 (en) Layout for measurement of overlay error
US6622295B1 (en) Network-based photomask data entry interface and instruction generator for manufacturing photomasks
US4680627A (en) Apparatus for checking patterns on printed circuit boards
US6928636B2 (en) Rule based OPC evaluating method and simulation-based OPC model evaluating method
US6792593B2 (en) Pattern correction method, apparatus, and program
US6608920B1 (en) Target acquisition technique for CD measurement machine
US5993043A (en) Lithography processing apparatus for manufacturing semiconductor devices
US6535774B1 (en) Incorporation of critical dimension measurements as disturbances to lithography overlay run to run controller
US6975974B2 (en) Overlay error model, sampling strategy and associated equipment for implementation
US6841321B2 (en) Method and system for processing a semi-conductor device